

PHILIPS

2650 MICROPROCESSOR USER'S MANUAL

(UPDATE 3)



2650 MICROPROCESSOR USER'S MANUAL (update 3)

Dear Sir,

The accompanying Application Notes supplement your Signetics 2650 Microprocessor User's Manual and are punched to fit the same binder.

Together with this update we would like to inform you of the current status of our Microprocessor Support Hardware and Course Schedule.

Since the last update many new enthusiatic 2650 users have joined with many new applications for our MOS Microprocessor. Moreover after several months of evaluating alternate sources, National Semiconductor Corporation of Santa Clara decided to second source the 2650, and the contract with Signetics has been signed.

In particular the TWIN Prototype Development System has gained acceptance as the Industry Standard mainly due to its unique dual—CPU architecture.

Registration

To ensure that you continue receiving Application Notes free of charge, it is essential that we have your correct address. To check on that, please inspect the address label with which this came to you. If any of the particulars are incorrect, enter the correct particulars on the upper part of the registration form you will find in the front of your Manual and return the form to us.

We shall then transfer the correction to the lower part of the form which we have kept on file.

Yours faithfully,

Microprocessor Marketing Group.

2650 APPLICATION NOTES

With this update (marked* in the list below) your manual should now contain the following Application Notes:

No.	Title	Summary
AS50	Serial Input/Output	Describes how the Sense/Flag capability of the 2650 can be used for serial I/O interfaces.
AS51	Bit & Byte Testing Procedures	Describes several methods of testing the contents of the internal registers in the 2650.
AS52	General Delay Routines	Describes several ways of writing software time delay routines for the 2650, including formulas for calculating the delay time.
AS53	Binary Arithmetic Routines	Provides examples for processing binary arithmetic addition, subtraction, multiplication, and division with the 2650.
AS54	Conversion Routines	Describes routines for converting: - Eight-bit unsigned binary to BCD - Sixteen-bit signed binary to BCD - Signed BCD to binary - Signed BCD to ASCII - ASCII to BCD - Hexadecimal to ASCII - ASCII to Hexadecimal
*AS55	Fixed Point Decimal Arithmetic Routines	Describes methods of performing addition, subtraction, multiplication and division of binary-coded-decimal (BCD) numbers with the 2650.
SP50	2650 Evaluation Printed Circuit Board (PC1001)	Provides a detailed description of the PC1001, an evaluation and design tool for the 2650.
SP51	2650 Demo System	Provides a detailed description of the Demo System, a hardware base for use with the 2650 CPU prototyping board (PC1001 or PC1500).
SP52	Support Software for use with the NCSS Timesharing System	Provides step-by-step procedures for generating, editing, assembling, punching, and simulating Signetics 2650 programs using the NCSS timesharing service.
SP53	Simulator, Version 1.2	Summarizes the features and characteristics inherent in version 1.2 of the 2650 simulator.
SP54	Support Software for use with the General Electric Mark III Timesharing System	Provides step-by-step procedures for generating, editing, assembling, simulating, and punching Signetics 2650 programs using General Electric's Mark III timesharing system.
*SP55	The ABC 1500 Adaptable Board Computer	Describes the various components and applications of the ABC (Adaptable Board Computer) 1500 system development card.
SS50	PIPBUG	Provides a detailed description of PIPBUG, a monitor program designed for use with the 2650.
SS51	Initialization	Describes the procedures for initializing the 2650 microprocessor, memory, and I/O devices to their described initial states.
MP52	Low-Cost Clock Generator Circuits	Describes several clock generator circuits that may be used with the 2650. These circuits are standard TTL logic elements (7400 series). They include RC, LC and crystal oscillator types.
*MP53	Address and Data Bus Interfacing Techniques	Provides several examples of interfacing the 2650 address and data busses with ROMs and RAMs, such as the 2608, 2606 and 2602.
* MP54	2650 Input/Output Structures and Interfaces	Examines the use of the 2650's versatile set of I/O instructions and the interface between the 2650 and I/O ports. A number of application examples for both serial and parallel I/O are given.

If any of these Application Notes is missing in your manual or if you require additional copies please contact your local Philips Organization.

ERRATA

A small number of errors have been found in the Application Notes issued so far.

Please correct your documentation according to the information below.

If you find mistakes or have any ideas for improvements please inform us, so that others can also benefit from it.

Application Note	Page	Error	Correction
AS53	5, line 56	CD 05 04	CD 02 05
	7, line 83	F8 02 BDRR,R0	58 02 BRNR,R0
	11, line 181	04 FC LODI,R0	05 FC LODI,R1
SP50	9	· ·	d when operating with a current loop pacitor at the board location marked
	14	Teletype connection:	
		pin 6, Receiver —	pin 1, Receiver –
		pin 7, Receiver +	pin 2, Receiver +
	7	2,7 kΩ	7,5 kΩ 50 kΩ
		TTY SERIAL IN	TTY SERIAL IN
	4	±15 V	±12 V
	7	pin 48 +15 V pin 49 −15 V	pin 48 +12 V pin 49 –12 V
	9	±15 V	±12 V
	13	±15 V	±12 V
	15	pin 48 +15 V pin 49 –15 V pin d +15 V pin ē –15 V	pin 48 +12 V pin 49 -12 V pin d +12 V pin e -12 V
SP51	5, TABLE 2	ABUS 9 ABUS 10	ABUS 10 ABUS 9
SS50	6, line 200	75 10 CPSL RS	75 18 CPSL RS+WC
	8, line 294	12 SPSU	92 LPSU

2650 APPLICATION REPORTS

As an extra service to you copies of the Philips Application Laboratory Reports listed below can be ordered. These reports are issued as a basis for the Application Notes to be sent to you free of charge later. However, if you think that the information is of immediate use for your current application, a copy can be ordered from your local Philips Organization.

No.	Title	Summary
√ EDP 7519	Sorting Routines	Describes methods and programs for sorting single byte numbers, which are in a list in an incrementing order. Search and bubble sort methods are outlined.
	Sorting Routines for Multiple Byte Numbers	Describes methods and programs for sorting signed and unsigned multiple byte numbers.
⋉ MDP 7601	Look-up tables	Describes methods for programming look-up tables and gives suggestions on how to connect the hardware to implement the various uses of the tables.
★ MDP 7604	Look-up and Search Routines for the 2650	This report completes MDP 7601 and describes specific routines for table look-up and search.
DPM 76103	Additional Facility for the PC1001/DS2000	A small modification of the PC1001/PC1500 prototyping card and some additional hardware are required to extend this prototyping system with a hardware break-point by setting the 15 lever switches to the required address.
¥ DPM 76104	A Software Method for Generating Cyclic Redundancy Check Characters	A flexible program is described which will generate sixteen check characters by performing CRC on any given data pattern. There is a choice of four code polynominals, but any other 16 degree polynominal can be adopted.
✓ EDP 7710	Keyboard Systems for the 2650 Microprocessor	Required hardware and software are described for keyboard systems with 8, 16, 32 and 63 keys.
PRR22-25-495	Memory Interface with the Signetics 2650 Microprocessor	Describes the hardware interface with a small size memory system with 1k8 fusible link PROM (82S115) and 256 bytes static RAM (2606-1 and 2612).
PRR22-25-491	Interfacing the Signetics 2650 Microprocessor with Memory in a Medium Size System	Describes the hardware interface with a medium size memory system with 2k8 fusible link PROM (82S115) and 4k8 static RAM (2602)
PRR22-25-493	Dynamic Memory Interface with the 2650 Microprocessor	Describes the hardware interface with a large size memory system with 4k8 fusible link PROM (82S115) and 16k8 Dynamic RAM (2680).
≨ EDP 7707	Interfacing a High Speed Reader and a High Speed Punch to the 2650	Describes hardware and software interface with the Digitronics Model 2540 high speed reader and the Facit model 4070 high speed punch.
斗 EDP 7602	Binary Floating Point Arithmetic Routines for the 2650	Describes binary floating point arithmetic routines for the 2650.

No.	Title	Summary
EDP 7603	BCD Floating Point Arithmetic Routines for the 2650	Describes BCD floating point arithmetic routines for the 2650.
EDP 7604	General Protocol for Data Exchange between a 2650 Microcomputer and Peripheral Devices	Describes general rules for the software and hardware interface for a 2650 microcomputer and peripheral devices.
EDP 7605	Interfacing a High Speed Punch and Reader to a 2650 Based System	Describes hardware and software interfaces with the Digitronics model 2540 high speed reader and the Facit model 4070 high speed punch. (Based on the protocol as described in EDP 7604.)
EDP 7606	Interfacing a CRT Display to a 2650 Microprocessor	Describes both hardware and software interface between a 2650 based microcomputer and a CRT display. (Based on the protocol as described in EDP 7604.)
EDP 7607	Seven Segment LED Display Drive with the 2650	Describes the conversion of hex or BCD characters to 7-segment code and the interface to single and multiple 7-segment LED displays.
EDP 7609	Software Package for a Diagnostic Memory Test in a 2650 Micro- computer	Describes a memory test routine able to diagnose and locate faults in the 2650 microcomputer RAM.
EDP 7612	Logarithmic Routine for the 2650 Microprocessor	Describes a routine for calculating the natural logarithm (In) of BCD floating point numbers using the CORDIC algorithm.
EDP 7611	A Digital Cassette Recorder Interface for a 2650 Micro- processor Based System	Hardware and software interface is described to connect a digital cassette recorder to the 2650. Phase encoding according to ECMA 34 standard is used. Error detection is performed with a CRC subroutine.

MICROPROCESSOR PUBLICATIONS

The list of technical literature published by Signetics in support of its MOS and bipolar microprocessor product offerings continues to grow. Included in this list are application memos, data sheets, brochures, and technical manuals.

To obtain a copy of any of the publications listed below, please contact your local Philips Organization.

TECHNICAL MANUALS

2650 Microprocessor Manual (bound manual) — Contains the complete specifications for the 2650 microprocessor. Describes the instruction set, interface signals, the internal organization, and the electrical characteristics. Includes user guides to the 2650 Assembler Language and the 2650 Simulator.

2650 Registered Microprocessor Manual Set (loose-leaf) — Same as above with the addition of all Signetics microprocessor application memos with automatic updating service. Order No. 2650BM1000.

Signetics TWIN 2650 Assembly Language Manual — A user's guide to the 2650 Assembly Language for the TWIN Prototype Development System. Order No. TW09005000.

TWIN Operator's Guide — Describes all aspects of TWIN system operation, from unpacking, through switches and indicators, to the use of the various system development programs. Order No. TW09003000.

TWIN System Reference Manual — Describes each board in the TWIN system, with functional descriptions and a theory of operation at the block diagram level. A knowledge of microcomputer development systems and the 2650 microprocessor is assumed. Order No. TW09004000.

Designing with Microcomputers — An introductory text on microcomputer fundamentals for electronic circuit and system designers and managers.

DATA SHEETS

- TWIN Microcomputer Prototype Development System
- PC1001 Microprocessor Prototyping Card *
- DS2000 Microprocessor Demonstration System*
- PC2000 4K Memory Card*
- PC3000 Intelligent Typewriter Controller*
- KT9100 Microprocessor Prototyping Kit*
- AS1000/1100 2650 Assembler Version 3.2*
- SM1000/1100 2650 Simulator Version 1.2*
- PL1000 Signetics Higher Level Language (PLμS)*
- PC1500/KT9500 Adaptable Board Computer (ABC)
 Prototyping System*
- 2651 Programmable Communications Interface (PCI) Integrated Circuit
- 2655 Programmable Peripheral Interface (PPI) Integrated Circuit

BROCHURES

- 2650 Introductory Brochure and Short Form Catalog
- Signetics TestWare Instrument (TWIN)

BIPOLAR MICROPROCESSORS

Contact your local Philips Organization for literature on our powerful 2- and 4-bit slices, the 3002 and 2901-1, the fast 8X300 8-bit fixed instruction set bipolar microprocessor and all the relevant support circuits.

* Included in 2650 Introductory Brochure and Short Form Catalog.

SIMPLE SUPPORT CIRCUITRY

The Signetics 2650 8-bit, n-channel microprocessor continues to gain wide acceptance throughout the industry as an easy to use but powerful microprocessor.

A completely static microcomputer system can be built with the 2650 microprocessor as its heart. You can easily interface logic circuits with the microprocessor since every input and output can handle one TTL load. And many of the multiple-sourced and support circuits can be connected without any extra interfacing — thus permitting you to design a low cost system.

The 2650 is a single-chip microprocessor made using ion-implanted, n-channel, silicon-gate process. It has a fixed command set of 75 instructions, operates on 8-bit parallel data and can address 32.768 bytes. A single +5 volt power supply and single-phase TTL clock are all you need to get the microprocessor up and running. All bus outputs of the 2650 are three-state and can drive either one 7400-type load, or four 74LS loads.

Both memory and input/output (I/O) lines operate asynchronously at any speed up to the maximum data transfer rate of the memory circuits without additional buffering. No external latching of data is needed.

Aside from the 40-pin microprocessor IC, there are many support circuits and development aids in the 2650 family. Some of the specialized interface circuits to be introduced include the 2651 Programmable Communication Interface (PCI), which accepts program instructions from the microprocessor and supports almost any serial-data communication mode. Another circuit, the 2655, is a Programmable Peripheral Interface (PPI) that contains three bidirectional 8-bit I/O ports and an 8-bit data bus to communicate with the processor.

Since all inputs and outputs of the 2650 are TTL compatible, standard logic circuits can be used for all interface requirements. The two specialized interface circuits mentioned earlier — the PCI and PPI — offer interfaces that are software alterable (rather than hardware alterable) for parallel and serial data applications.

The PCI (Model 2651) is a universal synchronous/ asynchronous data communications controller that supports almost any serial-data communications link in full-duplex or half-duplex modes. It accepts serial data from a peripheral and converts it to parallel data for the 2650 and vice-versa. Inside the 2651 are a baud-rate generator, a modem controller, data-transmit and receive buffers and support control logic. The baud-rate generator has sixteen commonly used baud rates that are software selectable.

The transmitter and receiver sections of the 2651 can operate simultaneously and the baud-rate generator can accept external clocks or use its own internal clock for all timing. A 28-pin DIP houses the n-channel MOS device and only a 5 V supply is needed for circuit operation.

The PPI (Model 2655) contains three 8-bit quasi-bidirectional ports for I/O in a 40-pin DIP. All three ports are internally multiplexed to feed onto the 8-bit-wide bidirectional data bus of the 2650. Each port of the PPI can be software controlled to act as an input, output or bidirectional bus. The PPI can be programmed to function in five major operating modes: static, strobed, bidirectional, serial or serial/timer.

One port of the 2655 can act as a serial I/O. A 3-MHz programmable timer or event counter is also available on the serial port to aid in timing external events. All lines are TTL-compatible.

To use either of these circuits, just set up the control words in your program and load the program into the 2650 memory. You can even change the port's function in mid-program, depending upon your application.

HARD/SOFTWARE DEVELOPMENT AIDS

Signetics offers 2650 users several development aids for both hardware and software:

The 2650PC1001: A microprocessor prototyping card that contains a complete microcomputer on a single printed-circuit card. On the board are the 2650 microprocessor, a control and R/W memory, two I/O ports, a clock and all necessary buffering and interface circuits.

The 2650PC2000: A 4K byte memory card that is compatible with the PC1001. It contains 32, 21L02 1k \times 1 static RAMs. Decoding is provided to select any block of 1k \times 8 and to distinguish cards in a multicard system.

The 2650DS2000: This is a complete microprocessor demonstration system that can accept one PC1001 or PC1500 and one PC2000 or PC1600. It has a built-in power supply and serial interfaces for RS-232 and TTY inputs.

The 2650 KT9100: This is a microprocessor prototyping kit that contains the 2650 microprocessor and enough support circuits to permit the development of a small system.

The 2650PC1500/KT9500: The Adaptable Board Computer is a modular microcomputer that contains the microprocessor, memory, I/O ports and support circuitry. It also permits user-designed circuits to be directly wired on the board. Two forms of the ABC system are available: the PC1500 fully assembled version and the KT9500 kit.

The 2650PC1600: This is a resident assembler. It accepts a program written in 2650 Assembly Language as an input, and produces a paper tape containing a hexadecimal translation of the program. This hexadecimal tape has a format suitable for input to the PC1001 or ABC1500 prototyping boards, via the PIPBUG control program which is included on both these boards. The PC1600 also fits into the DS2000 Demo Base.

For software support and development debugging several different programs are available:

Assembler: The 2650 assembly language (PIPASM) is a symbolic language designed to simplify the writing of programs for the 2650. It is written in FORTRAN IV and is modular — it can be executed in an overlay mode if the processor memory can't handle the entire program. Two passes are used to generate the symbol table, issue error messages, produce a program listing and a computer-readable object listing. Two versions are available: the AS1000 for 32-bit machines and the AS1100 for 16-bit machines. Also available on TYMSHARE, GE, and NCSS timesharing services.

Simulator: The 2650 simulator (PIPSIM) is a FORTRAN IV program that may be used to simulate the execution of your program without using the 2650. PIPSIM maintains its own internal FORTRAN storage registers, to describe the 2650 program, its registers, the ROM/RAM configuration and input data. There are two versions available: the SM1000 for 32-bit machines and the SM1100 for 16-bit units. Also available on TYMSHARE, GE, and NCSS timesharing services.

Signetics Higher Level Language ($PL\mu S$): A PL-type microprocessor programming language which the programmer uses to replace many lines of machine code with a single statement. The $PL\mu S$ compiler is available in 32-bit format and also on TYMSHARE and NCSS timesharing services.

TWIN PROTOTYPE DEVELOPMENT SYSTEM

TWIN, a powerful and unique prototyping and development system, was recently added to Signetics growing list of product offerings.

TWIN consists of interdependent subsystems, each contributing to the total task of implementing user microprocessor applications from initial concept to actual hardware operation. The system closely resembles a general-purpose minicomputer during the initial stages of product development, and allows source programs to be entered, edited and assembled into object programs. Object programs may be executed simply as programs, or as part of a user's product emulation. When the programs have been run and debugged to the user's satisfaction, the TWIN system is capable of programming PROM devices for inclusion in the user's prototype hardware.

Initially announced in Europe early last year, TWIN has gained acceptance as the industry standard for prototype development systems. Because of its dual-CPU architecture, TWIN is capable of supporting virtually any eight or sixteen-bit microprocessor, including all of Signetics mainthrust MOS and bipolar microprocessors. One CPU, called the "master", controls and supervises all system resources. The other, called the "slave", supports all user-defined development functions.

Since the "master" and "slave" need not be the same microprocessor, the TWIN system will never become obsolete. Only the slave CPU must match the user's selected microprocessor for design-in applications.

Prior to the emergence of TWIN, microprocessor users requiring a development system have had to purchase one with the certainty that if they decided to change or upgrade to a new processor, it would be necessary to purchase another development system.

A typical TWIN system consists of the program development computer, a CRT terminal for data entry and display, a dual-drive floppy disk unit for mass storage and initial program loading, and a TestWare In-Circuit Emulator cable, called TWICE, to connect the TWIN system to the user's prototype hardware. As options, additional disk drivers may be added and a line printer added for hard copy output of data. A TTY may also be used for data entry or hard copy output.

TWIN is provided with a full range of supporting software, including a disk-based operating system, a text editor, a resident assembler, and extensive debugging and diagnostic capabilities.

The TWIN PROM programming capability lets the user program his memory with the object programs created by the system in the earlier phase of development, thus simulating most of the final hardware. The Debug software package lets the user trace program execution, examining the contents of RAM at selected locations and checking CPU status and I/O operations. Thus the complete range of user needs is met, beginning with a user program on paper and ending with final execution in hardware.

The TWIN system comes in two configurations. Super TWIN is a fully configured microcomputer development system that incorporates a CRT, printer, floppy disk unit, TWICE cable, and the dual-CPU development computer. Basic TWIN is essentially the same system without a CRT terminal or printer.

System features include a dual memory expandable from 16K to 64K bytes, 16-bit address and instruction busses, RS-232 and current-loop interfaces with transmission speeds ranging from 110 to 1200 baud, the TWICE cable, and all system software and supporting documentation.

MICROPROCESSOR COURSES

A series of one, two and three-day courses have been arranged and will be given in Eindhoven, The Netherlands, and will cover all aspects of the Signetics 2650 MOS and 8X300 bipolar microprocessors. The course language will be English. Also contact your local Philips Organization for courses held locally in your own language.

1977 PROGRAM

A '1	_	
April	5	 Introduction to Microcomputers
April	7	 Designing with Microprocessors
April	19,20	 8X300 Intensive Workshop
April	26,27,28	 2650 Intensive Workshop
May	3,4,5	 2650 System Design Workshop
May	10,11,12	PLμS Course
May	23,24	 TWIN System User Course
June	7	 Introduction to Microcomputers
June	8	 Designing with Microprocessors
June	14,15,16	 2650 Intensive Workshop

Our preliminary course program for the second half of this year is as follows:

August	16	_	Introduction to Microcomputers
August	18	_	Designing with Microprocessors
August	23,24,25	_	2650 Intensive Workshop
September	5,6,7	_	2650 System Design Workshop
September	14,15,16	_	PLμS Course
September	20,21	_	8X300 Intensive Workshop
September	22,23		TWIN System User Course
October	4,5,6	_	2650 Intensive Workshop
October	19,20,21	_	PLµS Course
October	25,26	_	8X300 Intensive Workshop
October	27,28	_	TWIN System User Course

DESCRIPTION OF THE COURSES

Course: Introduction to Microcomputers 1-day Course

This basic course is intended for those engineers, salesmen, and managers who are not familiar with logic design. As a background, the course presents the developments that have made microprocessors possible and focuses on the advantages of microprocessor-based design and the trade-offs between microprocessor-based solutions and the more conventional ones. The use of microprocessors from three different viewpoints — design, marketing and production — is described and the course reviews the fundamental concepts of the development cycle.

Course: Designing with Microprocessors 1-day Course

This course has a two-fold objective. That of familiarization of engineers and programmers with microprocessor fundamentals, and demonstrating the application of Signetics 2650 microprocessors to system design. A reallife design problem — an intelligent typewriter system — is posed and solved. This design example also serves to illustrate the important differences between microprocessor and random logic techniques, and illustrates the simplicity of using the Signetics 2650 microprocessor.

Course: 2650 Intensive Workshop 3-day Course

This intensive workshop of lectures and laboratory work is intended primarily for logic designers. Divided into several sections, the course describes the 2650 instruction repertoire including instruction formats and addressing, the software development cycle, interface requirements and the design of interface circuits. The objective of this course is to provide participants with the knowledge and experience necessary to apply the 2650 microprocessor to the solution of real-life design problems. Accordingly, practical work also assumes a major role in this course.

Course: 2650 System Design Workshop 3-day Course

For those who have completed the three-day intensive workshop, or for those familiar with the 2650 but lack design experience, the workshop offers mainly practical work. Problem solving with a microcomputer system, standard hardware interfacing methods, hardware system design and the program development are all included. This is a course only for those with a good 2650 background, but lack experience in tackling a design problem. Taking both courses gives complete capability to produce one's own system designs.

Course: TWIN System User Course 2-day Course

This course is principally for engineers and programmers familiar with the 2650 microprocessor and its instruction repertoire. The course develops a practical understanding of Signetics TWIN Prototype Development System. This system includes a development computer, dual floppy disk unit, display terminal with keyboard, high speed printer and in-circuit emulator TWICE. Laboratory work enables participants to execute a hardware/software development cycle.


Course: 8X300 Intensive Workshop 2-day Course

This course is intended for users of the bipolar 8X300 microprocessor and provides a theoretical and practical background to 8X300 hardware, software and interface circuits. Each participant has the personal use of an 8X300 system development computer for course work. Participants can gain the knowledge necessary for using the 8X300 to solve real-life design problems.

Course: PL\(\mu\)S Course 3-day Course

The PLµS course (Programming Language for Micro Systems) is an introduction to high level language programming for hardware-oriented designers. Trade-offs between high level and assembly languages are discussed, including basic concepts of high level language programming. High level language enables a designer to develop machine language code with less effort and fewer statements than with assembly language.

Due to the large amount of interest in our training courses, an early enrolment through your Philips Organization is strongly advised.



SERIAL INPUT/OUTPUT.....AS50



SERIAL INPUT/OUTPUT | AS50

2650 MICROPROCESSOR APPLICATION MEMO


INTRODUCTION

The Sense/Flag capability of the Signetics 2650 microprocessor can be used for serial I/O interfaces. The Sense input pin is directly connected to a bit in the microprocessor's Program Status Word. A high level on the Sense pin appears as a binary one while a low level appears as a binary zero. The Sense bit in the PSW can be stored or tested by the program. The Flag bit in the PSW is a simple latch that drives the Flag output pin. A program can set the Flag bit to a binary one, which causes a high level, one TTL load on the flag output pin. Setting the Flag bit to binary zero causes a low level on the Flag output pin.


APPLICATIONS

The most common use for the Sense/Flag capability would be in interfacing to a keyboard based terminal where the data is received or transmitted as bit serial. All bit manipulation and timings such as 8-bit serial-to-parallel conversion can be done by software running on the 2650. The software works by storing or setting the two bits in the Program Status Word which reflect or control the levels at the pins of the chip. External hardware is required simply to interface with line levels. No clock synchronization or address decoding hardware is necessary, since the Sense and Flag pins are independent of the normal I/O bus structure.

Two examples of device interfaces and software are given below; for a 1200 baud RS232-type CRT terminal and for a 110 baud Teletype. Figure 1 shows the RS232 interface. Half of the Signetics 8T15 dual line driver is used to transmit to the terminal from the Flag pin, while half of a



Signetics 8T16 dual line receiver is used to receive from the device into the Sense pin. The interface to a Teletype model 33 is shown in Figure II. A TTL open collector gate is used to provide the 20 milli-amp loop to the TTY





receiver. For receiving from the TTY a CMOS gate is used to provide the necessary noise immunity.

SOFTWARE

All definitions of baud rate, character formats, and line characteristics are done in the software. For these examples. communication is asynchronous bit-serial over a full duplex line. Figure III shows the format of a 8-bit character (seven bits plus parity) headed by a start bit and followed by stop bits. The line levels are:

low = start bit or binary zero high = stop bit or binary one







The internal logic of the program shown in Figure IV (the program listing) is to sense each incoming bit of the character and to output the bit in turn for the full duplex line. The Sense input is tested in the loop at 'TEST' for the transition to zero indicating the start bit. The program then delays one half of a bit time to the center of the start bit. At this point the echoing of the character starts by clearing the Flag bit which outputs the start bit transition. At 'BIT' the program then delays one full bit time to the center of the data bit. The Sense line is tested and that bit value is rotated into register one. The bit value is then used to set or clear the Flag bit for the echo. At 'NEXT' is the test

that controls the loop to get only eight bits. Figure V is a picture of the levels and timings when echoing a 'U'.

The bit timing is done by a subroutine which simply counts cycles for the appropriate baud rate. The example program shows both a 1200 baud delay at 'DLAY' and a 110 baud delay at 'TLAY'. The conversion from instruction cycles to milliseconds is based on a 1MHz clock rate. Clock stability is only moderately important since each character involves only nine sample times and each start bit redefines the base line for all timings.





EUROPEAN SALES OFFICES

Austria: Österreichische Philips, Bauelemente Industrie G.m.b.H., Zieglergasse 6, Tel. 93 26 11, A-1072 WIEN.

Belgium: M.B.L.E., 80, rue des Deux Gares, Tel. 523 00 00, B-1070 BRUXELLES.

Denmark: Miniwatt A/S, Emdrupvej 115A, Tel. (01) 69 16 22, DK-2400 KØBENHAVN NV. Finland: Oy Philips Ab, Elcoma Division, Kaivokatu 8, Tel. 1 72 71, SF-00100 HELSINKI 10.

France: R.T.C., La Radiotechnique-Compelec, 130 Avenue Ledru Rollin, Tel. 355-44-99, F-75540 PARIS 11.

Germany: Valvo, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, Tel. (040) 3296-1, D-2 HAMBURG 1.

Greece: Philips S.A. Hellénique, Elcoma Division, 52, Av. Syngrou, Tel. 915 311, ATHENS. Ireland: Philips Electrical (Ireland) Ltd., Newstead, Clonskeagh, Tel. 69 33 55, DUBLIN 14. Italy: Philips S.p.A., Sezione Elcoma, Piazza IV Novembre 3, Tel. 2-6994, I-20124 MILANO.

Netherlands: Philips Nederland B.V., Afd. Elonco, Boschdijk 525, Tel. (040) 79 33 33, NL-4510 EINDHOVEN.

Norway: Electronica A.S., Vitaminveien 11, Tel. (02) 15 05 90, P. O. Box 29, Grefsen, OSLO 4. Portugal: Philips Portuguesa S.A.R.L., Av. Eng. Duharte Pacheco 6, Tel. 68 31 21, LISBOA 1.

Spain: COPRESA S.A., Balmes 22, Tel. 301 63 12 BARCELONA 7.

Sweden: ELCOMA A.B., Lidingövägen 50, Tel. 08/67 97 80, S-10 250 STOCKHOLM 27.


Switzerland: Philips A.G., Elcoma Dept., Edenstrasse 20, Tel. 01/44 22 11, CH-8027 ZÜRICH.

Turkey: Türk Philips Ticaret A.S., EMET Department, Gümüssuyu Cad. 78-80, Tel. 45.32.50, Beyoglü, ISTANBUL.

United Kingdom: Mullard Ltd., Mullard House, Torrington Place, Tel. 01-580 6633, LONDON WC1E 7HD.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.



BIT AND BYTE TESTING PROCEDURES AS51



BIT AND BYTE TESTING PROCEDURES

AS51

2650 MICROPROCESSOR APPLICATIONS MEMO

SUMMARY

This applications memo describes several methods of testing the contents of the internal registers in the Signetics 2650 Microprocessor.

The following test examples are given:

- Specific bit(s) in a register.
- Positive, negative, or zero-contents of a register.
- Contents of a register compared with a value (equals, greater than, or less than).
- Interdigit-carry (IDC), overflow (OVF), and carry (C) flags in the program status word.

INTRODUCTION

As a result of an operation on register(s) of the 2650 register bank, five bits (bits 7, 6, 5, 2, and 0) in the Program Status Lower (PSL) portion of the Program Status Word (PSW) register can be affected.

7	6	5	4	3	2	1	0
CC1	CC0	IDC	RS	WC	OVF	COM	С

PROGRAM STATUS LOWER (PSL)

These bits are affected as follows:

CC1, CC0: Condition Code Bits

			RESULT OF		
CONDITION		LOAD/STORE, ARITHMETIC,	COMPARE	SELECTIVE TESTS ON	
CC1	CC0	LOGICAL INSTRUCTIONS	INSTRUCTION	BITS (TMI, TPSU, & TPSL)	
0	0	Zero	Equal	All bits 1	
0	1	Positive	Greater Than		
1	0	Negative	Less Than	Not all bits 1	

IDC: Interdigit Carry/Borrow Bit

The IDC bit is affected by arithmetic operations as well as rotation.

0 = Interdigit borrow/no interdigit carry

1 = Interdigit carry/no interdigit borrow

OVF: Overflow Bit. Arithmetic Operation

The overflow bit in arithmetic operations is set as follows:

Operand 1 ± Operand 2→ Result

	ADD	SUB		
OPERAND 1	OPERAND 2	RESULT	OVF	OVF
+	+	+	0	0
+	+		1	0
+	-	+	0	0
+			0	1
_	+	+	0	1
	+	_	0	0
	www	+	1	0
	-		0	0

OVF: Overflow Bit. Rotate Operation

Condition: WC = 1; if WC = 0, the OVF bit is not affected.

The overflow bit is set as follows:

OPERAN		
BEFORE ROTATE	AFTER ROTATE	OVF
+	+	0
+		1
-	+	0
	-	0

C: Carry/Borrow Bit

The Carry bit is affected by arithmetic operations as well as rotation.

0 = borrow/no carry

1 = carry/no borrow

BIT TESTING PROCEDURES

The bits of a register Rx (register zero Ro or any register R1, R2 or R3 in the selected register bank) can be tested as follows:

			Y T E S	CLES
TEST FOR	'0' IN E	BIT 3 OF Rx		
TMI, Rx	H'08′	1)	2	3
BCTR, 2	LBL	*Branch if bit 3 is zero.	2	3
			4	6
or:				
ANDI, Rx	H'08'	2)	2	2
BCTR, 0	LBL	*Branch if bit 3 is zero.	2	3
			4	5

While the second test is faster, it affects the contents of Rx.

BIT TESTING PROCEDURES (Continued)

TEST FOR '1' IN BIT 3 OF Rx

TMI, Rx	H'08'		1)	2	3
BCTR, 0	LBL	*Branch if bit 3 is one.		2	3
				4	6

or:

ANDI, Rx	H'08'		2)	2	2
BCFR, 0	LBL	*Branch if bit 3 is one.		2	3
				4	5

While the second test is faster, it affects the contents of Rx.

TEST FOR '0' IN BIT 1 OR BIT 3 OR BIT 6 OF Rx

TMI, Rx	H'4A'		1)	2	3
BCTR, 2	LBL	*Branch if one of the		2	3
		tested bits is zero.		4	6

TEST FOR '1' IN BIT 1 OR BIT 3 OR BIT 6 OF Rx

ANDI, Rx	H'4A'		2)	2 2	2
BCFR, 0	LBL	*Branch if one of the		2	3
		tested bits is one.		4	5

TEST FOR '0' IN BIT 1 AND BIT 3 AND BIT 6 OF Rx

ANDI, Rx	H'4A'		2)	2	
BCTR, 0	LBL	*Branch if all tested		2	3
		bits are zero.		4	5

TEST FOR '1' IN BIT 1 AND BIT 3 AND BIT 6 OF Rx

TMI, Rx	H'4A'		1)	2	3
BCTR, 0	LBL	*Branch if all tested		2	3
		bits are one.		4	6

TEST FOR PATTERN IN Rx; e.g., x10xx01x

x = don't care

IORI, Rx	H'99'		2)	2	2
COMI, Rx	H'DB'			2 2	2
BCTR, 0	LBL	*Branch if pattern		2	3
		is true.		6	7

- 1) Contents of register Rx kept
- 2) Contents of register Rx lost

BYTE TESTING PROCEDURES

TEST FOR POSITIVE, NEGATIVE AND ZERO

All of the tests described below must be preceded by an operation on Rx which updates the contents of the condition register, e.g., by instructions such as LOAD, ADD, AND, COMPARE, ROTATE, I/O, etc.

	cc	OPERATION
Test for $(Rx) \ge 0$	00 or 01	BCFR, 2
Test for $(Rx) > 0$	01	BCTR, 1
Test for $(Rx) = 0$	00	BCTR, 0
Test for (Rx) \leq 0	10	BCTR, 2
Test for $(Rx) \leq 0$	00 or 10	BCFR, 1

TESTS ON THE CONTENTS OF A REGISTER BY USING COMPARE INSTRUCTIONS

Logical compare: (COM = 1 in PSL)

Comparison is made between two 8-bit unsigned binary numbers.

Arithmetic compare: (COM = 0 in PSL)

Comparison is made between two 8-bit signed numbers.

After execution of the logic or arithmetic compare instruction, the condition register (CC) is set to a specific value and tested as follows:

REGISTER-T	O-REGISTER CO	OMPARE
Instruction used: COMZ Rx		
RESULT	СС	TEST
(Ro) ≥ (Rx)	00 or 01	BCFR, 2
(Ro) > (Rx)	01	BCTR, 1
(Ro) = (Rx)	00	BCTR, 0
(Ro) < (Rx)	10	BCTR, 2
(Ro) ≤(Rx)	00 or 10	BCFR, 1

REGISTER TO CONSTANT OR MEMORY LOCATION			
Instructions used:			
COMI, Rx	DATA		
COMR, Rx F	RELATIVE LOCATION OF DATA		
COMA, Rx LOCATION OF DATA			
RESULT	CC	TEST	
V=VALUE			
(Rx) ≥ V	00 or 01	BCFR, 2	
(Rx) > V	01	BCTR, 1	
(Rx) = V	00	BCTR, 0	
(Rx) < V	10	BCTR, 2	
(Rx) ≤ V	00 or 10	BCFR, 1	

Whenever a compare instruction is used, the IDC, OVF, or C bits in the PSL are *not* affected.

TEST ON OVERFLOW (OVF in PSL)

The overflow bit is affected whenever arithmetic or rotate instructions are executed.

The *OVF bit* is set during an addition whenever the two operands have the same sign and the result has a different sign. During a subtraction, the *OVF bit* is set when the operands differ in sign and the result has a different sign than the first operand.

Examples:

(+A) + (+B) = (-C)	OVF
(-A) + (-B) = (+C)	OVF
(+A) - (-B) = (-C)	OVF
(-A) - (+B) = (+C)	OVF

Test:

H'04' *OVF test

BCTR, 0 LBL

TPSL

*Branch if OVF = set

The OVF bit is set during rotate instructions with WC = 1 whenever the sign changes from positive to negative. If WC = 0, then rotate instructions do not affect the OVF bit.

Example:

RRR, Rx		*Rotate right
TPSL	H'04'	*Test OVF bit
BCTR 0	I RI	*Branch if OVF = set

TEST ON CARRY (C in PSL)

The carry bit is set to 1 by an add instruction that generates a carry and a sub-instruction that does *not* generate a borrow.

Example:

ADDITION


LODI, Rx H'88'
ADDI, Rx H'99'
TPSL H'01' *Test carry
BCTR, 0 LBL *Branch if carry

SUBTRACTION
LODI, Rx H'40'

SUBI, Rx H'30' TPSL H'01' BCTR, 0 LBL

*Test borrow
*Branch if *no* borrow

When a rotate instruction is executed with WC = 1, the carry bit is also affected. Refer to the Signetics 2650 Microprocessor manual for a description of this operation.



GENERAL DELAY ROUTINES AS52





GENERAL DELAY ROUTINES | AS52

2650 MICROPROCESSOR APPLICATIONS MEMO

SUMMARY

In microprocessing applications, delay times are often required. A typical example is a delay time for a serial Teletypewriter interface. While delay times can be generated by counters, monostables, multivibrators, and other hardware, it is often simpler and more economical to use a short software routine.

This applications memo describes several ways of writing software delay time routines for the Signetics 2650 microprocessor. Time restrictions and formulas for calculating the delay time are given for each routine.

DELAY ROUTINES

In general, a delay can be implemented by setting a counter with a number N and decrementing this number by one until it is zero. If decrementing the number takes one clock period, then the total delay time is N clock periods.


In the 2650 microprocessor, the internal registers may be used as counters. The most useful instructions for decrementing are the "Branch on Decrementing Register" (BDRR and BDRA) instructions, which also test the content of a register for zero.

Figure 1 illustrates a flowchart of a delay routine. This routine consists of a setup part and a count loop. The count loop will be executed n times and the setup only once. Hence, the delay time is:

$$t_d = t_{su} + n \cdot t_{ct}$$

It is possible to increase the delay time by increasing n or by making t_{ct} longer. The latter can be done by inserting a fixed delay such as a No Operation (NOP) instruction in the count loop.

DELAY ROUTINE FLOWCHART



The program of the routine shown in Figure 1 is as follows:

LODI, Rx n

Load n into

6 cp*

register Rx

LOOP NOP No operation;

6 ср

fixed delay of 6 cp

BDRR, Rx LOOP


Decrement Rx: 9 cp

branch to loop if the result is not zero

*cp = clock periods

With one NOP, the delay time is: $t_d = (6 + 15 \cdot n)$ cp. Without the NOP, the delay time is: $t_d = (6 + 9 \cdot n)$ cp. The maximum delay time is obtained when Rx is loaded with zero, since Rx will cycle through all the 256 possible states. When Rx = R0, the LODI, R0 0 instruction can be replaced by the EORZ R0 instruction, which saves one byte of code.

DELAY ROUTINE WITH FOUR REGISTERS



Another possible way of increasing the delay time is to repeat the count loop of Figure 1 several times. This can be done by repeating the instructions or by counting the repetitions of the count loop in another register. For example, this latter method can be expanded to include four internal registers. A flowchart of a delay routine using this technique is illustrated in Figure 2.

The number of times the processor executes the different loops shown in Figure 2 are:

Hence, the delay time of this routine is:

$$t_d = \left[24 + \left\{ n_0 + n_1 + (n_1 - 1) \ 256 + n_2 + (n_2 - 1) \right. \\ \left. (256 + 256^2) + n_3 + (n_3 - 1) \ (256 + 256^2 + 256^3) \right\}$$
9] cp

(If Rx is loaded with a zero, then n = 256 in the formula):

Table 1 shows six different delay routine programs along with specifications for each program. The delay time for these routines can be computed from the following equations.

Routine	Delay Time
а	$t_d = (6 + 9 \cdot n_0) cp$
b	$t_d = (6 + 15 \cdot n_0) cp$
С	$t_d = (2310 + 9 \cdot n_0) cp$
d	$t_d = \{ 12 + [n_0 + n_1 + (n_1 - 1) \ 256] \ 9 \} $ cp
е	$t_d = \left\{ 18 + [n_0 + n_1 + (n_1 - 1) 256 + n_2 + (n_2 - 1) (256^2 + 256)] 9 \right\} cp$
f	$t_d = \left\{ 24 + [n_0 + n_1 + (n_1 - 1) \ 256 + n_2 + (n_2 - 1) \ (256^2 + 256) + n_3 + (n_3 - 1) \right.$ $\left. (256^3 + 256^2 + 256) \right] 9 \right\} cp$

TABLE 1

ROUTINE	POSSIBLE DELAY TIME (cp)		DELAY STEP	NUMBER OF BYTES	NUMBER OF REGISTERS	PROGRAM		
	MIN*	MAX	(ср/	OFBITES	OF REGISTERS			
а	15	2310	9	4	1	LOOP	LODI, R0 n ₀ BDRR, R0 LOOP	
b	21	3846	15	5	1	LOOP	LODI, R0 n ₀ NOP BDRR, R0 LOOP	
С	2319	4614	9	6	1	LOP 1 LOP 2	LODI, R0 n ₀ BDRR, R0 LOP 1 BDRR, R0 LOP 2	
d	30	592.140	9	8	2	LOOP	LODI, R0 n ₀ LODI, R1 n ₁ BDRR, R0 LOOP BDRR, R1 LOOP	
e	45	≈ 151.6 x 106**	9	12	3	LOOP	LODI, R0 n ₀ LODI, R1 n ₁ LODI, R2 n ₂ BDRR, R0 LOOP BDRR, R1 LOOP BDRR, R2 LOOP	
f	60	≈38.8 x 10 ⁹ ***	9	16	4	LOOP	LODI, R0 n ₀ LODI, R1 n ₁ LODI, R2 n ₂ LODI, R3 n ₃ BDRR, R0 LOOP BDRR, R1 LOOP BDRR, R2 LOOP BDRR, R3 LOOP	


^{*} cp = clock period. For 1MHz clock 1 cp = 1μ s.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use: specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

^{**} For 1MHz clock this is about 2.5 minutes.

^{***} For 1MHz clock this is about 10.46 hours.



BINARY ARITHMETIC ROUTINES.....AS53



BINARY ARITHMETIC ROUTINES | AS53

2650 MICROPROCESSOR APPLICATIONS MEMO

INTRODUCTION

Binary arithmetic routines, like addition, subtraction, multiplication, and division, are often used in microprocessorbased systems. This applications memo provides several suggested examples for processing binary arithmetic routines on the 2650 microprocessor. These examples include:

- SIGNED BINARY ADDITION/SUBTRACTION Two-byte operands giving a two-byte result.
- UNSIGNED BINARY MULTIPLICATION One-byte operands giving a two-byte result. Two-byte operands giving a four-byte result.
- SIGNED BINARY MULTIPLICATION One-byte operands giving a two-byte result. Two-byte operands giving a four-byte result.
- BINARY DIVISION UNSIGNED AND SIGNED Two-byte dividend and quotient with one-byte divisor and remainder.

In these examples, emphasis is placed on minimizing program memory requirements rather than on processing speed. The different branch instructions and the indexing features of the Signetics 2650 proved useful in minimizing memory requirements.

1. BINARY ADDITION/SUBTRACTION FOR TWO-BYTE SIGNED INTEGERS

FUNCTION:

Performs the addition or subtraction of two 2-byte signed integers giving a two-byte result.

(OPR1, OPR1 + 1) +/- (OPR2, OPR2 + 1) -RSLT, RSLT + 1

PARAMETERS:

Input: OPR1, OPR1 + 1 contains augend/subtrahend

> OPR2, OPR2 + 1 contains addend/minuend COM-flag in PSL indicates addition/subtraction:

COM = 0 addition COM = 1 subtraction

RSLT, RSLT + 1 contains sum/difference. Output:

The condition code CC is set to the proper

value of the two byte result.

OPR1, OPR2 and RSLT are MS-bytes.

SPECIAL REQUIREMENTS

None

Refer to Figures 1.1 and 1.2 for flowchart and program listing.

		HARDWARE AFFECTED					
REGISTERS	R0 X	R1 X	R2	R3	R1′	R2′	R3′
PSU	F	11	SP				
DOL	СС	IDC	RS	wc	OVF	сом	С
PSL	Х	Х		Х	Х		X

RAM REQUIRED (BYTES):6
ROM REQUIRED (BYTES): 45
EXECUTION TIME:Variable
MAXIMUM SUBROUTINE NESTING LEVELS: None
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 1-1 Flowchart for Double Precision Addition/Subtraction

```
+ PD766616
2
3
                                    * BINARY DOUBLE PRECISION ADDITION/SUBTRACTION
                                    5
                                    + OPERATION:
                                         (OPR1+OPR1+1)+/-(OPR2+OPR2+1)-->RSLT+RSLT+1
 7
                                    * OPRI, OPR2, RSLT ARE MOST SIG BYTES
 8
                                    * COM IN PSL IS USED AS ADD/SUB FLAG
 9
                                         COM-# IS ADD; COM-1 IS SUBTRACT
10
                                      AFTER ADD/SUB THE CC, OVF, AND C BITS IN PSL
11
                                         ARE VALID FOR THE RESULT
12
13
                                    * DEFINITION OF SYMBOLS
14
15
          9999
                                                             PROCESSOR REGISTERS
                                         EQU
                                                 a
                                    RØ
                                         EQU
          9991
                                                 1
16
                                    R1
          9992
                                                 2
                                    R2
                                         EQU
17
18
          6663
                                         EQU
                                    R3
                                                 3
          9989
19
                                                 H'8#'
                                                             PSL: MSB OF CONDITION CODE
                                    CC1
                                         EQU
29
          9949
                                    CC#
                                         EQU
                                                 H'48'
                                                                  LSB OF CONDITION CODE
21
          9998
                                    ₩C
                                         EQU
                                                 H'#8'
                                                                  1=NITH, Ø=WITHOUT CARRY
22
          9992
                                                 H'#2'
                                    COM
                                         EQU
                                                                  1=LOGICAL, 0=ARITH COMP
23
          6661
                                         EQU
                                                 H'91'
                                                                  CARRY/BORROW
                                    Û
24
          9888
                                    Z
                                         EQU
                                                             BRANCH COND: ZERO
25
          0003
                                    UN
                                         EQU
                                                 3
                                                                          UNCONDITIONAL
          6666
                                    ON
26
                                         EQU
                                                 ø
                                                                          ALL BITS ARE 1
27
28
                                         ORG
                                                 H'5001
                                                             START OF SUBROUTINE
29
3#
    9599
          9599 77 99
                                    ADSB PPSL
                                                 MC+C
                                                             ARITH WITH CARRY SET CARRY
31
    #5#2
                95 92
                                         LODI,R1 2
                                                             LOAD INDEX REGISTER
32
    0504
                B5 #2
                                         TPSI
                                                 COM
                18 ØF
33 9596
                                         BCTR: ON LPSB
                                                             BRANCH IF SUBTRACTION
    9598
                                         CPSL
34
                75 91
                                                 ſ.
                                                             ADDITION, CLEAR CARRY
35
   959A
         050A 0D 45 2D
                                    LPAD LODA, R# OPR1, R1,-
                                                             BYTE OF FIRST OPERAND TO RE
36
    959D
                8D 65 2F
                                          ADDA,R# OPR2,R1
                                                             ADD BYTE OF SECOND OPERAND
                CD 65 31
                                                             STORE RESULT
37
    9519
                                          STRAIR# RSLTIRI
                                          BRNR, R1 LPAD
                                                             BRANCH IF NOT DONE
38
   #513
                59 75
39
    Ø515
                1B #B
                                          BCTR.UN TEST
                                    LPSB LODA, RØ OPRI, R1,-
                                                             BYTE OF FIRST OPERAND TO RO
          Ø517 ØB 45 2B
40
    9517
                AD 65 2F
                                          SUBA, RØ OPR2, R1
                                                             SUB BYTE OF SECOND OPERAND
41
    #51A
                                                             STORE RESULT
42
    Ø51B
                CD 65 31
                                          STRAIR RSLTIR1
43
    9529
                59 75
                                          BRNR, R1 LPSB
                                                             BRANCH IF NOT DONE
44
    9522
          Ø522
                98 98
                                    TEST BCFR.Z RTRN
                                                             RETURN IF MS BYTE NOT ZERO
45
    9524
                ØC Ø5 32
                                          LODA, RØ RSLT+1
    Ø527
                                          RETC:Z
                                                             RETURN IF LS BYTE ALSO ZERØ
46
                14
47
    9528
                75 89
                                          CPSL
                                                  CC1
                                                             SET CC. TO #1 (POSITIVE)
48
    Ø52A
                77 49
                                          PPSL
                                                  CCØ
49
    #52€
          Ø52C 17
                                    RTRN RETC:UN
50
                                                             LOCATION OF: FIRST OPERAND
           Ø52D
                                    OPR1 RES
                                                  2
51
                                                                          SECOND OPERAND
52
           Ø52F
                                    OPR2 RES
                                                  2
                                    RSLT RES
                                                  2
                                                                          RESULT
53
           0531
54
                                          END
```

2. BINARY MULTIPLICATION FOR ONE-BYTE UNSIGNED INTEGERS

FUNCTION:

One byte by one byte multiplication for unsigned integers, giving a two-byte result.

(OPR1) X (OPR2) → RSLT, RSLT + 1

PARAMETERS:

Input OPR1 contains multiplier

OPR2 contains multiplicand

Output: RSLT contains high-order product-byte.

RSLT + 1 contains low-order product-byte.

SPECIAL REQUIREMENTS:

None

Refer to Figures 2.1 and 2.2 for flowchart and program listing.

		HARDWARE AFFECTED					
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2'	R3′
PSU	F	11	SP				
PSL	СС	IDC	RS	wc	OVF	сом	С
102	X	X		×	Х		X

RAM REQUIRED (BYTES): 4
ROM REQUIRED (BYTES): 29
EXECUTION TIME:Variable MAXIMUM SUBROUTINE
NESTING LEVELS: None
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 2-1 Flowchart for Unsigned Multiplication (One-Byte Operands; Two-Byte Result)

```
1
                                         PD766636
2
                                  3
                                       BINARY MULTIPLICATION FOR 2 UNSIGNED INTEGERS
                                  5
6
                                       MULTIPLIER IS IN OPRI
7
                                       MULTIPLICAND IS IN OPR2
8
                                       RESULT WILL BE STORED IN RSLT, RSLT+1 (RSLT = MS BYTE)
9
16
11
12
                                  ŧ
                                             SYMBOL DEFINITIONS
13
14
         8888
                                          EQU
                                  RØ
15
         9991
                                  R1
                                          EQU
16
         9992
                                  R2
                                          EQU
                                                    2
17
         9993
                                  R3
                                          EQU
                                                    3
18
         6661
                                          EQU
                                  R4
                                                    1
19
         8662
                                  R5
                                          EQU
                                                    2
29
         6663
                                  R6
                                          EQU
                                                    3
21
         9993
                                  UN
                                          EQU
                                                    3
                                                                  UNCONDITIONAL BRANCHING
22
         6666
                                  ON
                                          EQU
                                                    ø
23
         9992
                                          EQU
                                                    2
                                  LT
24
         9999
                                          EQU
                                  Z
                                                    ğ
25
         9991
                                  Ρ
                                          EQU
                                                    1
26
         6662
                                  N
                                          EQU
                                                    2
                                  WC
27
          9998
                                          EQU
                                                    8
28
         6661
                                  C
                                          EQU
                                                    1
29
         9949
                                  F
                                          EQU
                                                    H'48'
3₽
         6664
                                  OVF
                                          EQU
                                                    4
31
         9992
                                  COM
                                                    2
                                          EQU
32
33
                                  * R/W MEMORY
34
35
                                              H'566'
                                        ORG
36
         9599
                                  OPR1
                                          RES
                                                    2
37
         #5#2
                                  OPR2
                                          RES
                                                    2
38
         9594
                                  RSLT
                                           RES
                                                    4
39
49
41
42
                                            ORG H'699'
43
   8688 8688 8B 85 88
                                  HULT
                                          LODA, RI
                                                    OPR1
                                                                  GET OPERAND IN R1
44
               9E 95 92
    9693
                                           LODA,R2
                                                    OPR2
                                                                  GET OPERAND IN R2
45
    9646
         9696 77 98
                                  MPYU
                                           PPSL
                                                    NC
                                                                  ARITH
    9648
               20
                                           EORZ
                                                    RØ
                                                                  CLEAR RØ
46
                                                                  LOAD LOOP COUNTER R3
47
    8689
               67 68
                                           LODI:R3
                                                    8
48
    969B
         969B 75 91
                                  LOOP
                                           CPSL
                                                    3
                                                                  CLEAR CARRY
               F5 01
                                           TMI,R1
                                                    H'61'
49
    969D
                                                                  SKIP ADDITION IF LSB R1=0
                                           BCFR+ON
                                                    SHFT
5#
    BUBF
               98 🔰
                                                                  ADD MULTIPLICAND TO PARTIAL PROD
51
               82
                                           ADDZ
                                                    R2
    9611
                                                                  ROTATE PARTIAL PROD AND MULTIPLIER
52
    9612
         9612
               5#
                                  SHFT
                                           RRR, RØ
53
    6613
               51
                                           RRR, R1
                                                                   BRANCH TO LOOP IF NOT READY
54
    8614
               FB 75
                                           BDRR,R3
                                                    LOOP
55
               CC #5 #4
                                           STRA, RØ
                                                    RSLT
                                                                   SAVE RESULT IN RESULT AREA
    9616
                                                                   SAVE RESULT IN RESULT AREA
56 #619
               CB #5 #4
                                           STRA:R1
                                                    RSLT+1
                                                                   RETURN TO MAIN PROGRAM
57 #61C
               17
                                           RETC: UN
```

3. BINARY MULTIPLICATION FOR TWO-BYTE UNSIGNED INTEGERS

FUNCTION:

Two byte by two byte multiplication for unsigned integers, giving a four byte result.

PARAMETERS:

Input:

(OPR1, OPR1 + 1) contains multiplier

(OPR2, OPR2 + 1) contains multiplicand

Output:

RSLT, RSLT + 1, RSLT + 2, RSLT + 3 con-

tains product.

OPR1, OPR2, and RSLT are most-significant

bytes.

SPECIAL REQUIREMENTS:

None

Refer to Figures 3.1 and 3.2 for flowchart and program listing.

		HARDWARE AFFECTED						
REGISTERS	R0 X	R1 X	R2	R3 X	R1′	R2'	R3′	
PSU	F	11	SP					
nei	СС	IDC	RS	wc	OVF	сом	С	
PSL	X	Х		Х	Х		X	

RAM REQUIRED (BYTES):8
ROM REQUIRED (BYTES): 57
EXECUTION TIME:Variable
MAXIMUM SUBROUTINE
NESTING LEVELS: None
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 3-1 Flowchart for Unsigned Multiplication (Two-Byte Operands; Four-Byte Result)

58				+ F	D76##31		.					
59				******	********	*************	*************					
69				+ BIN	MARY MULTIP	LICATION FOR 2 1	NO-BYTE INTEGERS					
61				******	*********	************	***********					
62				ŧ								
63				* MULTIPLIER IS IN OPR1 + OPR1+1								
64				+ MULT	TIPLICAND I	S IN OPR2 OPR24	·1					
65				* RESU	ILT WILL BE	IN RSLT +RSLT+1	+RSLT+2 +RSLT+3					
66					RG H'79#	,						
67				+								
68	9 79 9	6798	77 98	SMPY	PPSL	WC	SET MODE					
69	9 792		29		EORZ	RØ						
70	9 793		CC 05 04		STRA, R#	RSLT	CLEAR RESULT					
71	9 796		CC 95 95		STRA+R#	RSLT+1	CLEAR RESULT +1					
72	6 799		97 19		LODI,R3	16	LOAD COUNT					
73	€ 798	Ø 79₿	9 5 FE	L000	LODI,R1	-2	TO GET 254					
74	#79B		75 9 1		CPSŁ	C	CLEAR CARRY					
75	9 79F	9 79F	ØD 64 Ø2	LOCO	LODA, RØ	OPR1-256+2+R1	FOR INDEXING INTO OPRI					
76	97A2		5₽		RRR,R#		ROTATE RIGHT WITH C					
77	₽ 7A3		CD 64 #2		STRA, R#	OPR1-256+2:R1						
78	# 7A6		B9 77		BIRR,R1	LOCO	ROTATE 2ND TIME					
79				+		THIS ROTATES	MULTIPLIER BY 1 BIT TO GET THE LSB					
8#				+		INTO CARRY						
81	Ø7A8		29		EORZ	RØ	CLEAR R#					
82	67A9		D ø		RRL, RØ		GET CARRY INTO LSB					
83	Ø7AA		F8 #2		BDRR+RØ	L0C1						
84	Ø7AC		1B #B		BCTR: UN	L0C4						
85				+								
86	Ø7AE	Ø7AE	6 5 6 2	LOC1	LODI,R1	2	GET INDEX					
87	67B6	67B6	ØB 65 Ø3	LOC2	LODA, RØ	RSLT-1,R1	ADD MULTIPLICAND TO PRODUCT					
88	67B 3		8D 65 #1		ADDA, RØ	0PR2-1-R1						
89	Ø7B6		CB 65 Ø3		STRA:R#	RSLT-1,R1						
9#	67B 9		F9. 75		BDRR,R1	LOC2	FINISH THE ADD					
91												
92				ŧ								
93	9 788	# 7₿₿		L0C4	LODI,R1	-4	ROTATE THE PRODUCT TO RIGHT					
94	€7BD	Ø 780		L0C5	LODA:R#	RSLT-256+4,R1						
95	67C6		5₩		RRR, R#		ROTATE RESULT					
	87 €1		CD 64 #8		STRA, R#	RSLT-256+4+R1						
97	67C4		D9 77		BIRR, R1	L0C5						
98	Ø7C6		FB 53		BDRR, R3	L000	FINISH THE LOOP					
99	9 708		17		RETC: UN							

4. BINARY MULTIPLICATION FOR ONE-BYTE SIGNED INTEGERS

FUNCTION:

One byte by one byte multiplication for signed integers giving a two-byte result.

(OPR1) X (OPR2) → RSLT, RSLT + 1

The Booth algorithm is used (see Figure 4.1).

PARAMETERS:

Input: OPR1 contains multiplier

OPR2 contains multiplicand

Output: RSLT contains high-order product byte.

RSLT + 1 contains low-order product byte.

SPECIAL REQUIREMENTS:

None

Refer to Figures 4.1 and 4.2 for flowcharts and to Figure 4.3 for program listing.

		HARDWARE AFFECTED					
REGISTERS	R0	R1	R2	R3	R1′	R2′	R3′
NEGISTERS	Х	Х	Х	X			
PSU	F	11	SP				
PSL	СС	IDC	RS	wc	OVF	сом	С
FOL	Х	Х		Х	Х		Х




FIGURE 4-1 Flowchart of Booth Algorithm $\text{Multiplicand} \times \text{Multiplier} \rightarrow \text{Product}$

- 1		
	RAM REQUIRED (BYTES):	4
	ROM REQUIRED (BYTES):	51
	EXECUTION TIME:	Variable
	MAXIMUM SUBROUTINE NESTING LEVELS:	None
	ASSEMBLER/COMPILER US	ED: PIPHASM




FIGURE 4-2 Flowchart for Signed Multiplication Using Booth Algorithm (One-Byte Operands; Two-Byte Result)

```
PD769932
199
161
                                      BINARY MULTIPLICATION USING BOOTH-ALGORITHM
182
                                      FOR 2 ONE-BYTE SIGNED INTEGERS.
163
                                   164
                                      FIRST OPERAND IS IN OPRI
195
                                      SECOND OPERAND IS IN OPR2 (OPR2) ≠ H'80'
196
                                      PRODUCT WILL BE IN RSLT.RSLI+1
197
198
                                            ORG H'8##'
189
                                                                    CLEAR FLAG IN PSU
    9899 9899
                74 40
                                   MPYS
                                            CPSU
116
                                                                    GET 1ST OPERAND
                90 95 99
                                            LODA, RI
                                                      OPR1
111
    9892
                                            LODA: R2
                                                      OPR2
                                                                    GET 2ND OPERAND
112 #8#5
                ØE Ø5 Ø2
113 #8#8
                                            LODI,R3
                                                                    LOAD LOOP COUNTER R3
                97 98
                                                      8
                                                                    CLEAR R#
                                            EORZ
                                                      R₽
114
    #89A
                29
                                                      WC
                                                                    CLEAR WC IN PSL
                                   MOOP
                                            CPSL
    989B
          #8#B
                75 98
115
                                                      H' Ø1'
                                            TMI,R1
116
    #8#D
                F5 #1
                                                                    LSB OF RI SET?
                                            BCFR: ON
                                                      MOC#
117
     989F
                 98 99
     #811
                B4 48
                                            TPSU
                                                                     YES
118
                                                                    FLAG =1?
    6813
                18 #C
                                            BCTR: ON
                                                      MOC1
119
                                            SUBZ
                                                      R2
                                                                     NO SUBTRACT WITHOUT BORROW
126 6815
                A2
                                            PPSU
                                                      F
                                                                     SET FLAG
121 0816
                 76 48
                                                                     BRANCH TO DOUBLE SHIFT
                                            BCTR, UN
                                                      MOC1
122 6818
                 1B 67
                                                                    LSB OF R1 WAS #
                                    MOC#
                                            TPSU
123 Ø81A
          Ø81A B4 4Ø
                                                      F
                                                                     FLAG =1?
                                            BCFR+ON
                                                      MOC1
                 98 #3
124 Ø81C
                                                                     YES, ADD WITHOUT CARRY
                                                      R2
125 #81E
                 82
                                            ADDZ
                                                                     CLEAR FLAG
126 #81F
                 74 48
                                            CPSU
                                                                     SET C AND WC
127 #821
           6821 77 69
                                    MOC1
                                            PPSL
                                                      WC+C
128 #823
                                            IORZ
                                                      RØ
                 60
                                                                     MSB OF RØ SET?
129 6824
                 1A #2
                                            BCTR:N
                                                      MOC2
139 9826
                 75 #1
                                            CPSL
                                                      C
                                                                     NO CLEAR CARRY
131 #828
           #828
                58
                                    MOC2
                                            RRR, R#
                                                                     SHIFT RE RI RIGHT
132 #829
                                            RRR,R1
                                                                     MSB OF RØ IS SAME
                 51
133 #82A
                 FB 5F
                                            BDRR, R3
                                                      MOOP
                                                                     BRANCH TO LOOP IF NOT READY
                                                                     STORE RESULT
134 #82C
                 CC 95 94
                                            STRA, RØ
                                                      RSLT
135 #82F
                 CB #5 #5
                                            STRA,R1
                                                      RSLT+1
                                                                     EXIT SUBROUTINE MPYS
                                            RETC: UN
136
     #832
                 17
137
```

5. BINARY MULTIPLICATION FOR TWO-BYTE SIGNED INTEGERS

FUNCTION:

Two byte by two byte multiplication for signed integers giving a four byte result.

 $(OPR1, OPR1 + 1) \times (OPR2, OPR2 + 1)$

The Booth algorithm (Figure 4.1) is used.

PARAMETERS:

Input:

OPR1, OPR1 + 1 contains multiplicand

OPR2, OPR2 + 1 contains multiplier

Output:

RSLT, RSLT + 1, RSLT + 2, RSLT + 3 contains

product.

OPR1, OPR2, and RSLT are most-significant

bytes.

SPECIAL REQUIREMENTS

None

Refer to Figure 5.1 for flowchart and to Figure 5.2 for program listing.

		HARDWARE AFFECTED						
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′	
PSU	F	H	SP					
PSL	СС	IDC	RS	wc	OVF	сом	С	
F3L	X	Х		Х	×		х	

RAM REQUIRED (BYTES):	88				
ROM REQUIRED (BYTES):	71				
EXECUTION TIME:	Variable				
MAXIMUM SUBROUTINE NESTING LEVELS:	None				
ASSEMBLER/COMPILER USED: PIPHASM					




FIGURE 5-1 Flowchart for Signed Multiplication Using Booth Algorithm (Two-Byte Operands; Four-Byte Result)

						·					
138							D7 6## 33				
139									**************************************		
46							# BINARY MULTIPLICATION FOR TWO BYTE SIGNED INTEGERS				
141									} }###################################		
142						•••		IN LOCATIONS OP			
143							PLIER IS IN	LOCATIONS OPR2	10PR2+1		
144						•		TODER 14 BOLT D	ALT. 4 BALT. A BALT. A		
145						••	I MILL BE 2	HURED IN RSLITE	SLT+1,RSLT+2,RSLT+3		
146						+					
147									IPLICAND IS UNCHANGED		
148								IS DESTROYED	1181 1110444		
149								IND MUST BE UNEQ			
159									**************************************		
151	9833	983 3	77	₽8		SSPY	PPSL	WC	ARITH AND ROTATE WITH C		
	98 35		29				EORZ	RØ	CLEAR R#		
153	#8 36		C2				STRZ	R2	CLEAR R2		
154	9 837		CC	₽5	64		STRA, R#	RSLT	CLEAR 2 MSBYTES OF PRODUCT		
155	9 83A		CC	#5	# 5		STRA, RØ	RSLT+1			
156	Ø83D		67	16			LODI,R3	16	LOAD LOOP COUNTER R3		
157	Ø83F	#83F	95	FE		NOOP	LODI RI	-2	LOAD INDEX REG WITH 254		
158	6 841	#841	90	64	64	NOCØ	LODA, RØ	OPR2-256+2+R1	ROTATE MULTIPLIER		
159	#844		58				RRR, R#		INTO CARRY		
169	#845		CD	64	#4		STRA, R#	OPR2-256+2+R1			
161	#848		D9	77			BIRR,R1	NOCE	BRANCH IF NOT DONE		
162	684A		20				EORZ	RØ	CLEAR R#		
163	#84B		DØ				RRL+R#		ROTATE CARRY IN LSB OF RO		
164	#84C		22				EORZ	R 2	LSB OF RØ BECOMES 1 FOR CHANGE		
165	#84D		18	19			BCTR, Z	NOC4	BRANCH IF NO CHANGE		
166	#84F		22				EORZ	R2	INVERT LSB OF R2		
167	9859		C2				STRZ	R2	RESTORE NEW R2		
168	68 51		50				RRR, RØ		LSB OF R2 INTO CARRY OR BORROW		
169	985 2		#5	92			LOBI,R1	2	LOAD INDEX		
179	#854	#854	øĐ	45	94	NOC1	LODA, RØ	RSLT,R1,-	LOAD BYTE OF RSLT IN RO		
171	9857			61			TMI+R2	1			
172	9859			95			BCTR: ON	NOC2	BRANCH TO SUBTRACT IF LSB R2=1		
	#85B				99		ADDA, RØ	0PR1+R1	ADD BYTE MPLCND TO RSLT		
	#85E			93			BCTR, UN	NOC3			
		9869				NOC2	SUBA , RØ	0PR1+R1	SUB BYTE MPLCND FROM RSLT		
		9 863				NOC3	STRA, RØ	RSLT,R1	RESTORE INTERMEDIATE RSLT		
	#866			36		11000	BRNR,R1	NOC1	BRANCH IF ADD SUBTRACT NOT READY		
178	5550		.,,	v		+	MICHALL III &	HVV.	SHIPS IN THE SERVICE HERE!		
	8848	9868	G F	45	GA.	NOC4	LODA - RØ	RSLT			
186		#-JUU	DØ		- WT	11007	RRL, RØ	NULT			
181				FC			LODI, R#	-4	LOAD INDEX		
	886E	986E				NOC5	LODATRE		FETCH MS BYTE PRODUCT		
		300E			70	พบเอ		れった! ことうひてきまれる	ROTATE RSLT.PROD+1 ETC TO RIGHT		
	#871		51		# 0		RRR, R#	DCI T_25114.B1	KEEPING MSB SAME		
	#872 #075				#8		STRA, RØ				
	9875			77			BIRR,R1	NOC5	BRANCH IF NOT DONE		
	#877			46	•		BDRR, R3	NOOP	BRANCH IF LOOP NOT READY		
187	98 79		17				RETC, UN		RETURN TO MAIN PROGRAM		
							END				

6. BINARY DIVISION

A. UNSIGNED INTEGERS TWO-BYTE DIVIDEND; ONE-BYTE DIVISOR

FUNCTION:

PARAMETERS:

Input: DVDN, DVDN + 1 contains dividend

DVSR

contains divisor

DVDN is most-significant byte

Output: DVDN, DVDN + 1 contains quotient

R1

contains remainder

DVDN is most-significant byte.

Dividend is destroyed after execution of division.

SPECIAL REQUIREMENTS:

None

Refer to Figure 6.1 for flowchart and to Figure 6.2 for program listing.

	HARDWARE AFFECTED						
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′
PSU	F	=	SP				
PSL	СС	IDC	RS	wc	OVF	сом	С
	Х	Х		X	X	X	Х

RAM REQUIRED (BYTES):	3				
ROM REQUIRED (BYTES):	45				
EXECUTION TIME:	Variable				
MAXIMUM SUBROUTINE NESTING LEVELS:	None				
ASSEMBLER/COMPILER USED: PIPHASM					




FIGURE 6-1 Flowchart for Unsigned Division (Dividend or Quotient: Two-Bytes; Divisor or Remainder: One-Byte)

1					4	PD766646		.			
2							***********				
3					* B	INARY DIVIS	IONS FOR INTER	GERS			
Ă					· -						
5					+ DIVID	+ DIVIDEND IS IN DVDN, DVDN+1 16 BITS					
6						+ DIVISOR IS IN DVSR 8 BITS					
7					-		IN DVDN, DVDN-				
8							DIVIDEND WILL				
9						LL HOLD REM					
16						IMPLIES OV					
11					+	1111 2120 01	Lill Low				
12					+						
13					+	CAMBUI	DEFINITIONS				
14	_	888			₽ R ø	EQU	6				
15		991			R1	EQU	i				
16		991 1992			R2	EQU	2				
					R3	EQU	3				
17		003									
18		991			R4 ·	EQU	1				
19		992			R5	EQU	2				
20		993			R6	EQU	3	IMPONDITIONAL DRANGUING			
21		993			UN	EQU	3	UNCONDITIONAL BRANCHING			
22		9991			C	EQU	1				
23		9999			ON	EQU	9				
24		9992			LT	EQU	2				
25		9888			Z	EQU	•				
26		1000			E8	EQU	6				
27		9991			P	EQU	1				
28		9992			N	EQU	2				
29	1	999 8			WC	EQU	8				
3₩	9	9984			OVF	EQU	4				
31	. !	866 2			COM	EQU	2				
3 2					1 1						
33						ORG	H'500'	UNSIGNED DIVISION SUBROUTINE			
34					7						
	599	9599	77 ØE		DIVI	PPSL	WC+OVF+COM	ARITH ROTATE WITH CARRY			
	5 # 2		9C 96	9 2		LODA, RØ	DVSR	FETCH DIVISOR			
37 🐠	5# 5		14			RETC . Z		RETURN WITH OVF =1 IF DVSR =#			
38					+						
		959 6	95 99		DIVU	LODI, RI	9	CLR R1			
	598		97 11			LODI,R3	17	LOAD LOOP COUNTER R3			
	5 9 A		75 91			CPSL	C	CLEAR CARRY			
	5 9 C	#5# C	D1		LOOP	RRL+R1		ROTATE CARRY IN LSB OF R1			
	5 # B		B5 Ø1			TPSL	C				
	5 9 F		18 #5			BCTR+ON	SUBT	GO TO SUBTRACT IF CARRY =1			
	511		ED 06	9 2		COMA, R1	DVSR				
	514		1A Ø7			BCTR+LT	LOC#	IF R1 <dvsr+no subtraction<="" td=""></dvsr+no>			
		9 516	77 01		SUBT	PPSL	C	CLR BORROW			
	518		AD #6			SUBARI	DVSR	SUBTR DVSR FROM REMAINDER			
	51B		77 #1			PPSL	C	SET CARRY			
	51D		96 8 2		L0C ø	LODI+R2	2	LOAD INDEX REGISTERR			
51 9		6 51F	BE 4 6	99	L0C1	LODA:R#	DVDN,R2,-	ROTATE QUOTIENT BIT			
52	522		DØ			RRL, RØ		DVDN, DVDN+1 AND MSB OF			
	5 23		CE 66	99		STRA, RØ	DVDN,R2	DVDN INTO CARRY			
	526		5A 77			BRNR+R2	LOC1	BRANCH IF ROTATE NOT READY			
	528		FB 62			BDRR+R3	LOOP	BRANCH IF DIVISION NOT READY			
	52A		75 64			CPSL	OVF	CLEAR OVF IN PSL			
	152C		17			RETC: UN		RETURN TO MAIN PROGRAM			
58					÷						

B. SIGNED INTEGERS TWO-BYTE DIVIDEND; ONE-BYTE DIVISOR

FUNCTION:

Division of a two-byte dividend by a one-byte divisor, resulting in a two-byte quotient and a one-byte remainder. (DVDN, DVDN + 1)JDVDN, DVDN + 1 (quotient) (DVSR) (remainder)

PARAMETERS:

Input:

DVDN, DVDN + 1 contains dividend

DVSR

contains divisor

DVDN is most-significant byte.

Output:

DVDN, DVDN + 1 contains quotient

contains remainder

DVDN is most-significant byte.

Dividend is destroyed after execution of division;

negative divisor becomes positive

SPECIAL REQUIREMENTS:

Software: Unsigned division subroutine

Refer to Figure 6.3 for flowchart and to Figure 6.4 for program listing.

	HARDWARE AFFECTED							
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′	
PSU	F	11	SP					
nei	СС	IDC	RS	wc	OVF	сом	С	
PSL	Х	Х		X	X	×	Х	

RAM REQUIRED (BYTES): _	4
ROM REQUIRED (BYTES):	61
EXECUTION TIME:	Variable
ASSEMBLER/COMPILER USE	D: PIPHASM





FIGURE 6-3 Flowchart for Signed Division (Dividend & Quotient: 2 Bytes; Divisor & Remainder: 1 Byte)

59				*	PD768841		
5 0						************	*********
61				+ SI	GNED DIVIS	SION	
62				• • • • • • • • • • • • • • • • • • • •	•••••		********
53				+			
64				+ NEGATIV	E DIVIDENT	AND OR DIVISOR	R ARE COMPLEMENTED
65				+ PRIOR T	O EXECUTION	ON OF DIVISION	
66				ŧ			
67				+ SIGNS A	ARE CODED 1	IN STATUS:	
68				+ STATE	IS CODING:	OVBN BVSR STAT G	NUOT RMDR
69				+		+ + ##	+ +
76				+		+ - 40	- +
1				*		- + 80	-
12				+		CØ	+ -
'3							(NO CORRECT OVF)
14							F AFTER EXECUTION.
	# 52D			BIVS	PPSL	WC+OVF+C	ARITH ROTATE WITH CARRY ETC
6 #52F		2₩			EORZ	R#	
7 9539		Ci			STRZ		CLEAR R1
78 #5 31		ØE 96	9 2			DVSR	FETCH DIVISOR IN R2
79 6534		14			RETC, Z		RETURN WITH OVF SET IF DVSR= 0
8 0 0 535		19 #6			BCTR+P	DIVØ	BRANCH IF DIVISOR >Ø
31 95 37		A2			SUBZ	R2	TAKE 2S COMPLEMENT OF DVSR
82 #5 38		CC 86	8 2		STRA, RØ	DVSR	RESTORE DIVISOR
33 Ø53B		65 46					LOAD STATUS IN R1
	€ 53D	9E 9 6	88	DIVØ	LODA:R2		FETCH MS BYTE OF DIVIDEND
35 Ø54Ø		9A #4			BCFR:N	DIV1	BRANCH IF DIVIDEND NOT< #
36 954 2		3B 18			BSTRIUN	CMPL	TAKE 2S COMPLEMENT OF DIVIDEND
37 9544		85 8#				H'80'	UPDATE STATUS
	9546	CB #6		DIVI	STRA+R1	STAT	SAVE STATUS
89 \$549		3F 95	9 6		BSTATUN	DIVU	CALL UNSIGNED DIVISION
9 6 6 540		ØF Ø 6	9 3		LODA:R3	STAT	LOAD STATUS IN R3
91 8 54F		14			RETC+Z		RETURN IF BOTH DVDN AND DVSR NOT<
92 #55#		19 97			BCTR+P	DIV2	BRANCH IF DVBN WAS NOT (# AND DVSR
93 #552		77 61			PPSL	C	CLEAR BORROW
94 #554		20			EORZ	R∯	CLEAR RØ
95 9 555		A1			SUBZ	R1	TAKE 2 S COMPLEMENT OF REMAINDER
96 #5 56		Ci			STRZ	Ri	RESTORE REMAINDER IN R1
97 #557		D3			RRL,R3		SHIFT R3 LEFT
98 #558		16			RETC+N		RETURN IF BOTH DVDN:DVSR(#
99 #559	₽ 559			DIV2		CMPL	TAKES 2S COMPL. OF QUOTIENT
99 955B		17			RETC: UN		RETURN TO MAINPROGRAM
9 1				+			
9 2				* 000000		AUF AA ABUS	
9 3						AKE 2S COMPL	
64					(DVDN , DVDN	+13	
95	BEEN	77 44		# CMDI	DOG	c	CLEAD DODDGU
96 955C				CMPL			CLEAR BORROW
67 655E		97 92 24		CMDA	LODI,R3		LOAD INDEX REG
98 9569 40 4541		AF 46	44	CMPØ	EORZ	RØ	CLR RØ
99 95 61						DVDN:R3:-	COMPLEMENT BYTE
1# #564 11 #567		CF 66			STRA:R#	BVBN+R3	RESTORE RESULT
11 #30/ 12 #569		5B 77			BRNR+R3	CMP#	BRANCH IF NOT DONE
		17			RETC, UN	111/443	
13	#1 na			DIIDH	ORG	H,988,	DINIDEND AND QUATTERT
14	9699			DVDN	RES	2	DIVIDEND AND QUOTIENT
15	9692			DVSR	RES RES	1	DIVISOR STATUS REG
16	669 3			STAT			

Signetics 2650 Microprocessor application memos currently available:

AS50	Serial Input/Output
AS51	Bit and Byte Testing Procedures
AS52	General Delay Routines
AS54	Conversion Routines
SP50	2650 Evaluation Printed Circuit Board Level System (PC1001)
SP51	2650 Demo Systems
SP52	Support Software for use with the NCSS Timesharing System
SP53	Simulator, Version 1.2
SP54	Support Software for use with the General Electric Mark III Timesharing
	System
SS50	PIPBUG
SS51	Absolute Object Format (Revision 1)
MP51	2650 Initialization
MP52	Low Cost Clock Generator Circuits

© N.V. Philips' Gloeilampenfabrieken



CONVERSION ROUTINES. AS54

CONVERSION ROUTINES | AS54

2650 MICROPROCESSOR APPLICATIONS MEMO

INTRODUCTION

Conversion routines like binary to BCD, BCD to binary, and BCD to ASCII are often used in microprocessor based systems. This applications memo describes routines for converting:

- Eight-bit unsigned binary to BCD.
- Sixteen-bit signed binary to BCD.
- Signed BCD to binary conversion 1 (using an addition method).
- Signed BCD to binary conversion 2 (using a multiplication method).
- Signed BCD to ASCII
- ASCII to BCD
- Hexadecimal to ASCII
- ASCII to Hexadecimal

1. EIGHT-BIT UNSIGNED BINARY-TO-BCD **CONVERSION**

FUNCTION:

Converts an unsigned binary number to a BCD number (3 digits).
(BINN) Conversion → R0, R1

A multiplication method is used.

PARAMETERS:

Input:

BINN contains the binary number (8 bits

unsigned.

Output:

Registers R0, R1 contain the BCD result

(3 BCD digits).

R0 is the most-significant byte.

The maximum BCD result is 256 decimal.

Refer to figures 1.1 and 1.2 for flowchart and program listing.

	HARDWARE AFFECTED							
REGISTERS	R0 X	R1 X	R2	R3	R1′	R2′	R3′	
PSU	F	П	SP					
PSL	cc X	IDC X	RS	wc X	OVF X	сом Х	c X	

RAM REQUIRED (BYTES):1
ROM REQUIRED (BYTES):28
EXECUTION TIME:Variable
MAXIMUM SUBROUTINE NESTING LEVELS: 0
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 1-1 Flowchart for Eight-Bit Unsigned Binary-to-BCD Conversion (Multiplication Method)

```
PB769956
 1
                                   2
                                        8 BIT UNSIGNED BINARY TO BCD CONVERSION
 3
                                   ******************************
 5
                                   *THIS ROUTINE CONVERTS AN 8 BIT UNSIGNED BINARY
                                   *NUMBER INTO AN UNSIGNED BCD NUMBER.
 7
 8
                                   *BINARY NUMBER IS IN BINN.
 9
                                   *BCD NUMBER (AFTER CONVERSION) IS IN ROTRI.
10
                                        HUNDREDS IN RO
11
                                        TENS, UNITS IN R1.
12
13
                                   *DEFINITIONS OF SYMBOLS:
14
15
                                                           PROCESSOR-REGISTERS
          9666
                                   RØ
                                        EBU
16
         9961
                                        EQU
                                                1
17
                                   RI
                                                           PSL: 1=WITH, Ø=WITHOUT CARRY
18
         6668
                                   WC
                                       EQU
                                                H'#8'
         9992
                                   COM EQU
                                                H'82'
                                                                1=LOGIC, #=ARITH.COMPARE
19
20
         9991
                                   €
                                        EQU
                                                H'81'
                                                                CARRY: BORROW
                                   UN
                                       EQU
                                                           BRANCH COND.: UNCONDITIONAL
21
         6663
                                                3
                                                                         LESS THAN
22
         9992
                                   LT
                                        EQU
                                                2
23
                                   ŧ
24
25
                                        ORG
                                                H' 666'
26
                                                           BINARY NUMBER.
27
         9699
                                   BINN RES
28
29
                                        ORG
                                                H'5##'
                                                           START ADDRESS OF ROUTINE.
30
                                                           INITIALISATION:
31
32 9599 9599 77 9A
                                   CONV PPSL
                                                WC+COM
                                                           WITH CARRY, LOGICAL COMPARE
33 9592
               75 61
                                        CPSL
                                                C
                                                           CLEAR CARRY FLAG IN PSL.
   9594
34
               9C 96 99
                                        LODA, RØ BINN
                                                           8 BIT BIN.NUMBER -> R#.
35
   Ø597
                                        STRZ
                                                           (RØ) -> R1.
               C1
                                                R1
   Ø5Ø8
36
               45 ØF
                                        ANDI,RI H'ØF'
                                                           CLEAR MS 4 BITS BIN. NUMBER
37
   959A
               85 66
                                        ADDI,R1 H'66'
                                                           PREPARE RI FOR DECIMAL ADJUST.
38
   #5#C
                                        DAR:R1
               95
39
40
    959D
               44 FØ
                                        ANDI RE H'FE'
                                                           CLEAR LS 4 BITS.
41
42 Ø5ØF
         959F
               E4 1#
                                   LOOP COMI, RE H'18'
43 Ø511
               1A 89
                                        BCTR.LT EXIT
                                                           IF MS 4 BITS ZERO THEN RETRUN.
44 #513
               A4 ØF
                                        SUBI, R# H'18'-1
                                                           SUBTRACT 1 FROM MS 4 BITS
                                        ADDI,R1 H'16'+H'66'-1 ADD BCD 16 AND PREPARE
45
   #515
               85 7B
46
   9517
               95
                                        DAR, R1
                                                           FOR DECIMAL ADJUST.
47 9518
                                        ADDI,RØ #
                                                           ADD CARRY TO MS BCD DIGIT
               84 99
                                                           BRANCH AGAIN
48 #51A
               1B 73
                                        BCTR.UN LOOP
49
                                   EXIT HALT
                                                           END OF CONVERSION.
50
   #51C #51C 4#
                                        END
51
```

FIGURE 1-2 Program Listing for Eight-Bit Unsigned Binary-to-BCD Conversion

2. SIXTEEN-BIT SIGNED BINARY-TO-BCD CONVERSION

FUNCTION:

Converts a signed 16-bit binary number to a signed BCD number.

Subtraction of base numbers is used.

PARAMETERS:

Input: BINN, BINN+1 contain the signed binary

number.

BINN is the most-significant byte.

Binary number is destroyed after conversion.

Output: BC

BCDD, BCDD+1, BCDD+2 contain the BCD $\,$

result.

BCDD contains the sign and the most-significant

BCD digit.

The minimum BCD result is -32768 decimal. The maximum BCD result is +32767 decimal.

Refer to figures 2.1 and 2.2 for flowchart and program listing.

	HARDWARE AFFECTED								
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2'	R3′		
PSU	F	11	SP						
PSL	cc X	IDC X	RS	wc X	OVF X	сом	c X		

RAM REQUIRED (BYTES):5
ROM REQUIRED (BYTES):106
EXECUTION TIME:Variable MAXIMUM SUBROUTINE NESTING LEVELS:0
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 2-1 Flowchart for Signed Binary-to-BCD Conversion

```
PB766651
                                         BINARY TO BCD CONVERSION
                                          *THIS ROUTINE CONVERTS A SIGNED BINARY NUMBER
                                         *(16 BITS) INTO A SIGNED BCD NUMBER
*(24 BITS: SIGN + 5 BCD BIGITS).
16
                                         *THE BINARY NUMBER IS IN BINN, BINN+1
11
                                          *THE BCD NUMBER IS IN BCDD.BCDD+1.BCDD+2.
12
13
                                         *BINN AND BCDD ARE MOST SIGNIFICANT BYTES.
*MS NIBBLE OF BCDD=# FOR POSITIVE BINARY NUMBERS.
14
                                          *MS NIBBLE OF BCDD=9 FOR NEGATIVE BINARY NUMBERS.
15
16
17
                                          *SUBTRAHENDS ARE PLACED IN REGISTER BASE (10 BYTES)
18
                                         *DEFINITION OF SYMBOLS:
20
                                         ₽ø
                                                                      PROCESSOR-REGISTERS
21
            6661
                                         R1
                                               FON
22
23
24
            6662
                                         R2
                                               EQU
            6663
                                         R3
                                               EQU
            6668
                                         WC
                                               EQU
                                                        H'68'
                                                                      PSL: 1=WITH: #=WITHOUT CARRY
25
26
27
                                               EQU
                                                        H'#1'
                                                                           CARRY+BORROW
            6667
                                               EQU
                                                                      BRANCH CONB.: NEGATIVE
           9993
                                         UN
                                               EQU
                                                                                      UNCONDITIONALY
28
29
36
                                                                     START ADDRESS
                                               ORG
                                                        H'686'
31
32
33
34
35
            6666
                                         BINN RES
                                                        2
                                                                      BINARY NUMBER MEMORY LOCATION
                                          BCDD RES
                                                                      BCD REGISTER
                  27 19
93 E8
                                               BATA
BATA
    64.65
           9695
                                          BASE
                                                        H'27,16
                                                                      16666
    9697
                                                        H'#3,E8
                                                                      1998
    9699
9698
                  99 64
99 6A
                                                        H'88.64'
H'88.8A'
36
37
                                               DATA
                                               DATA
                                                                      16
38
39
           666A
                                         LEN
                                               FOIL
                                                        $-BASE
                                                                      LENGTH BASE REGISTER
41
                                               ORG
                                                        H'566'
                                                                     START ADDR. OF PROGRAM
42
43
           9599 77 99
                                         BBCD PPSL
                                                        WC+C
                                                                      ARITHMETIC+ROTATE WITH CARRY:
    9599
                                                                      CLEAR BORROW
44
                                                                      INITIALISATION: CLEAR RE
45
    9592
                  26
                                               EDRZ
                                                        R
46
47
                  67 63
                                               LODI R3 3
     #5#3
                  CF 46 #2
5B 7B
                                                                     CLEAR 3 BYTES OF BCD REGISTER.
     #5#5
           #5#5
                                         LOCE STRAIRS BCDD:R3:-
48
    6568
                                               BRNR, R3 LOCE
49
                                                                      LENGTH OF BASE REGISTER.
5#
51
52
                                                                      MS 4 BITS BINARY NUMBER.
                  SE 86 88
                                               LODA+R2 BINN
                  9A 1#
                                                                     IF POS. GO TO LOOP
LOAD INDEX REGISTER.
    959F
                                               BCFR+N LOOP
           9511 96 92
9513 29
    4511
                                         COMP LODI, R2 2
53
54
55
56
57
    6513
                                                                      TWO'S COMPLEMENT BY
                                         LOC1 EORZ
                                               SUBA-RE BINN.R2.-
    9514
                  AE 46 99
                                                                     SUBTRACTING FROM ZERO.
                                               STRA,R# BINN,R2
                  CE 66 66
5A 77
    6517
                                                                      RETURN IF NOT READY
    #51A
                                                BRNR+R2 LOC1
                                                                     NEGATIVE SIGN INDICATION.
SIGN IN LSB OF BCD REGISTER.
SHIFT BCD REG. LEFT 4 TIMES.
CLEAR CARRY FOR ROTATE.
58
59
    #510
                  64 69
                                               1001-R# H'#9"
                                               STRA-RØ BCBD+2
    951E
                  CC 96 94
           Ø521 75 Ø1
                                         LOOP CPSI
61
62
    #521
                                               LODI+R2 4
    #523
                                                                      BIT COUNT.
                                                                      INDEX BYTE SHIFT.
63
64
65
                  67 63
    #525
           0525
                                         LP2
                                               1001-R3 3
                                               LODA, RØ BCDD, R3,
                                                                      BCD DIGIT INTO RO.
    #527
           #527
                  SF 46 92
                                                                      CARRY (PREVIOUS MS BIT)-> LSB
    652A
                  CF 66 #2
5B 77
                                               STRAIRE BCBB.R3
66
67
    #52₿
                                                                      AND MS BIT -> CARRY.
                                                BRNR+R3 LP1
    652E
68
                  FA 73
                                                BDRR+R2 LP2
69
78
    #532
           Ø532 85 Ø2
                                         SUBL ADDI R1 2
                                                                      RESTORE BASE INDEX.
71
    #534
                  96 92
77 91
                                               LODI+R2 2
                                                                     INDEX REGISTER
CLEAR BORROW
72
    #536
                                               PPSL
73
    ₫538
                                         LOC2 LODA-RE BINN.R2.-
                                                                     LOAD BINN AND SUBTRACT
            €538
                                               SUBA,RØ BASE-256+LEN,R1,- CORRESPONDING
STRA,RØ BINN,R2 BASE DIGIT
74
75
    #53B
                  AB 45 8F
                  CE 66 88
    #53€
76
77
78
                   5A 75
                                                                      IF BINN NEG. THEN CORRECTION.
     #543
                  1A #9
                                               BCTR+N CORR
    Ø545
                  ØC Ø6 Ø4
                                               LODA - RØ BCDD+2
79
86
    #548
                  82
                                               ADDZ R2
STRA+R# BCDD+2
                                                                     ADD 1 TO LSB OF BCD NUMBER
C=1 IN PSL AND (R2)=0
                  CC 96 94
    #549
81
    6540
                                               BCTR.UN SUBL
82
83
    ∮54E
           054E 06 02
                                         CORR LODI:R2 2
                                                                     INDEX COUNT
           #55#
                 SE 46 88
                                         LOC3 LODA, RØ BINN, R2, - ADD CORRESPONDING BASE BYTE TO
85
    #553
                  8B 45 11
                                               ADDA-RØ BASE-256+LEN+2.R1:- BINARY NUMBER.
    9556
86
                  CE 66 66
                                               STRA-RØ BINN-R2
                                                                     RETURN IF NOT READTY
UPDATE BASE POINTER:C=1IN PSL
87
    #559
                  5A 75
88
    ●55B
                  85 #3
                                               ADDITE 3
                                                                     RETURN IF CONVERSION NOT READY
                                               BRNR,R1 LOOP
89
    #55D
                  59 42
                                         EXIT HALT
                                                        END OF CONVERSION
99
    #55F
           #55F
91
                                               END
```

FIGURE 2-2 Program Listing for Signed Binary-to-BCD Conversion

3. SIGNED BCD-TO-BINARY CONVERSION 1

FUNCTION:

Converts a five-digit signed BCD number to a sixteen-bit signed binary number.

Addition of base numbers is used.

PARAMETERS:

Input:

BCDD, BCDD+1, BCDD+2 contain the BCD

number.

BCDD contains the sign plus the most-significant

BCD digit.

The range of BCD numbers is: -32768<BCD

Number<+32767.

BCDD is destroyed after the conversion.

Output:

BINN, BINN+1 contain the signed binary

number.

BINN is the most-significant byte.

Refer to figures 3.1 and 3.2 for flowchart and program listing.

	HARDWARE AFFECTED							
REGISTERS	R0	R1	R2	R3	R1′	R2′	R3′	
HEGISTERS	×	×	Х	×				
PSU	F	П	SP					
PSL	СС	IDC	RS	wc	OVF	сом	С	
F3L	Х	Х		Х	X ·		X	

RAM REQUIRED (BYTES):	5
ROM REQUIRED (BYTES):	86
EXECUTION TIME:	Variable
MAXIMUM SUBROUTINE NESTING LEVELS:	0
ASSEMBLER/COMPILER USED	: PIPHASM




FIGURE 3-1: Flowchart for signed BCD-to-Binary Conversion

```
* PB76##52
                                      . BCD TO BINARY CONVERSION
                                      ************************************
                                      * THIS COUTINE CONVERTS A SIGNED BCB NUMBER
                                      * (24 BITS: SIGN+5 BCD DIGITS) INTO A SIGNED
                                      * BINARY NUMBER (16 BITS).
                                      - -32768 (BCB NUMBER <+32767
                                           BCB NUMBER IS LOST AFTER CONVERSION.
                                      * THE BINARY NUMBER IS IN BINN, BINN+1.
13
                                      * THE BCD NUMBER IS IN BCDD:BCDD+1:BCDD+2 (A#-A4).
                                      * THE BASE NUMBERS ARE IN BASE, - - , BASE+9 (R#,R4).
14
15
                                      * BINN AND BCDD ARE MOST SIGNIFICANT BYTES.
16
17
                                      * PRINCIPLE OF CONVERSION IS:
18
                                      * BINN = A8.R8+ A1.R1+ A2.R2+ A3.R3+ A4.R4
19
                                           A# -A4 = NUMBER OF DIGITS OF BCD NUMBER.
                                           R# -R4 = BASE NUMBERS FOR CONVERSION.
20
21
22
23
                                      . DEFINITIONS OF SYMBOLS:
           6666
                                                             PROCESSOR-REGISTERS
                                      R₽
                                           EQU
24
25
           9961
                                           EQU
                                      R2
                                           EQU
26
27
                                           EQU
           6668
                                                H'#8'
                                                             PSL: 1=WITH, #=WITHOUT CARRY
                                           EQU
28
29
39
31
           9991
                                           EQU
                                                H'#1'
                                                                  CARRY: BORROW
           6666
                                           EQU
                                                             BRANCH COND: ZERO
           6669
                                            EQU 6
                                      ON
                                                                            ALL BITS ARE 1
                                      SIGN EQU H'#8'
                                                             TO TEST BCD. NUMBER
           9448
32
           666A
                                      LEN EQU
                                                             INDEX NUMBER (LENGTH BASE REG)
                                                19
33
34
35
36
37
38
39
49
41
                                        ORG
           8688
                                      BINN RES 2
                                                             BINARY NUMBER
           9692
                                      BCDD RES
                                                             BCD NUMBER
    9645
          $695 27 18
                                      BASE DATA H'27,161
                                                             16566
    9697
                 63 E8
                                           DATA H'43.FR
                                                             1000
    6669
                 99 64
                                           DATA H*89,64*
                                                             166
    #6#B
                                           DATA H'99,9A'
                 99 9A
                                                             19
42
44
    969D
                                           DATA H'#6:61'
                                                    H' 459'
                                                                START OF PROGRAM
    6456
           6456 77 68
45
                                      BBIN PPSL
                                                    WC
                                                                ARITHMETIC+ROTATE WITH CARRY
46
47
48
   #452
#453
                 24
                                           FOR7
                                                    Re
                                                                CLEAR RE
                                           STRAIRS BINN
                                                                CLEAR BINARY REGISTERS
                 CC 96 99
                 CC #6 #1
    8456
                                           STRA-RØ BINN+1
49
50
51
    #459
                 65 M
                                           LODI,R1 LEN
                                                                INDEX FOR BASE DIGITS
                                      LOOP CPSL
    #45B
          #45B
                75 #1
                                                                CLEAR CARRY
    #45B
                 SF $6 $4
                                           LODA,R3 BCDD+2
                                                                LOAD LS BCD DIGIT IN R3
    #46#
                 47 SF
                                           ANDI,R3 H'#F'
                                                                CLEAR MS 4 BITS
52
53
54
55
56
57
    #462
                 18 11
                                            RCTR.7 NEXT
                                                                IF ZERO GO TO NEXT
    6464
          6464
                96 92
9E 46 99
                                      LOC1 LODI+R2 2
                                                                LOAD INDEX
    #466
                                      LOC2 LODA, RØ BINN, R2,-
          6466
    9469
                 8D 46 #5
                                           ADDA+RØ BASE+R1+-
                                                                ADD BASE DIGIT TO BIN. NUMBER
    946C
                 CE 66 66
                                           STRA-R# BINN-R2
58
    846F
                 5A 75
                                           BRNR, R2 LOC2
59
    8471
                 85 #2
                                           ADDI:R1 2
                                                                RESTORE BASE POINTER
6#
    6473
                 FB 6F
                                           BDRR+R3 LOC1
                                                                IF NOT READY RETURN TO LOC1
61
62
63
64
    9475 9475 96 94
                                      MEXT 1001-R2 4
                                                                BIT COUNT
                                                                INDEX FOR BYTE COUNT
    6477
          <del>94</del>77
                                      LP2 LODI:R3 -3
                #7 FB
    6479
          6479
                ØF 65 Ø5
                                           LODA, RØ BCDD-256+3, R3 BCD DIGIT INTO RØ
65
    647C
                                           RRR, R#
                                                                CARRY (PREVIOUS LS BIT) -> MSB
66
    647D
                                           STRA-R# BCDD-256+3-R3
                                                                       AND LS BIT -> CARRY.
                 CF 65 65
67
    6486
                 DB 77
                                           BIRR.R3 LP1
                                                                NEXT BCDD BYTE
68
69
    #482
                 75 #1
                                           CPSL
                                           BDRR+R2 LP2
    6484
                 FA 71
                                                                NEXT SHIFT OF BCD REG. BIT
                                                                UPDATE BASE POINTER WITHOUT
79
    #486
                 F9 66
                                           BDRR - R1 $+2
                                                                  AFFECTING C FLAG IN PSL AND
CD TO LOOP IF NOT READY
71
    #488
                 F9 51
                                           BDRR,R1 LOOP
72
73
74
75
    #48A
                                           TMI.RE SIGN
                 F4 #8
                                           BCFR.ON EXIT
                                                                IF SIGN POS. THEN READY.
    #48C
                 98 ØB
    #48E #48E
                77 61
                                      COMP PPSL
                                                                CLEAR BORROW
76
77
    #49#
                                           LODI,R2 2
                                                                NUMBER OF DIGITS
                 Ø6 Ø2
    6492
          9492
                29
                                           EORZ
                                                                THO'S COMPLEMENT BY
                                                    R₽
78
                                           SUBA, RØ BINN, R2,
                                                               SUBTRACTION FROM ZERO
    6493
                 AE 46 86
79
    8496
                                           STRA, RO BINN, R2
                 CE 66 88
8
    #499
                 5A 77
                                           BRNR:R2 LP3
81
                                                                END OF CONVERSION
82
    649B 649B 46
                                      EXIT HALT
83
                                           END
```

4. SIGNED BCD-TO-BINARY CONVERSION 2

FUNCTION:

Converts a five-digit signed BCD number to a sixteen-bit signed binary number.

A multiplication method is used.

PARAMETERS:

Input: BCDD, BCDD+1 contain the BCD number.

BCDD contains the sign plus the most-significant

BCD digit.

The range of BCD numbers is: -32768<BCD

Number<+32767

Output: BINN, BINN+1 contain the signed binary

number.

BINN is the most-significant byte.

Refer to figures 4.1 and 4.2 for flowchart and program listing.

	HARDWARE AFFECTED							
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′	
PSU	F	11	SP					
PSL	cc X	IDC X	RS	wc X	ovf X	сом	c X	

RAM REQUIRED (BYTES):6
ROM REQUIRED (BYTES):87
EXECUTION TIME:Variable
MAXIMUM SUBROUTINE NESTING LEVELS: 0
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 4-1: Flowchart for signed BCD-to-Binary Conversion (Multiplication Method).

```
PD769953
                                      *******************************
 2
                                         BCD TO BINARY CONVERSION
                                      * THIS ROUTINE CONVERTS A SIGNED BCD NUMBER
                                        (24 BITS: SIGN + 5 BCD BIGITS) INTO A SIGNED
                                       # BINARY NUMBER (16 BITS).
                                           -32768 < BCD NUMBER < +32767
                                             BCD NUMBER IS LOST AFTER CONVERSION
13
                                      * BIN.=(((((((A+16) +B) +16) +C) +16) +D) +16) +E
                                         ABCDE= BCD NUMBER
                                      * MULTIPLICATION BY 10 IS DONE BY:

* LOAD R2,R1 WITH BIN. NUMBER, SHIFT LEFT TWICE,

* ADD BIN. NUMBER TO R2,R1, SHIFT LEFT ONCE,
17
18
                                            STORE R2.R1 IN BINN.BINN+1 AS RESULT
29
21
                                      * DEFINITION OF SYMBOLS:
                                                                PROCESSOR-REGISTERS
22
                                      R₽
                                           EQU
23
24
           8982
                                      R2
                                            EQU
25
26
27
           4643
                                      R3
                                            EQU
                                                                PSL: 1=WITH, B=WITHOUT CARRY
           6668
                                      MC.
                                            FOU
                                                    H1#81
                                            EQU
                                                     H'01'
                                                                       CARRY: BORROW
28
           4447
                                            EQU
                                                                COND: NEGATIVE
                                                                INDEX FOR NUMBER OF BCD DIGITS
29
3∰
           6665
                                      MILI
                                           EQU
31
                                            ORG
                                                     H'666'
33
34
           6666
                                      BINN RES
                                                    7
                                                                BINARY MIMBER
                                                                BCD NUMBER AND SIGN
           6662
                                       BCDD RES
                                       SIGN RES
                                                                 SAVE SIGN DIGIT
36
38
                                                                START OF PROGRAM
39
                                            ORG
                                                     H' 4561
46
41
          #45#
                 77 🕏
                                       BCDC PPSL
                                                                 ARITH.: ROTATE WITH CARRY
42
    6452
6453
                 29
                                            EORZ
                                                                 CLEAR RØ
                 CC 66 66
                                            STRA-RE BINN
                                                                CLEAR BINARY NUMBERS
43
44
    8456
                 CC 96 91
                                            STRA,RØ BINN+1
45
                                            LODI.R3 NUM
                                                                 BCD INDEX REGISTER
                                                                SAVE SIGN OF BCD NUMBER IN
47
    #45B
                  BC 86 82
                                            LODA, RØ BCDD
                                            STRA-RE SIGN
                                                                MEMORY LDC. SIGN
48
    #45E
                 CC 96 95
5#
51
                                                                MULTIPLY BINARY NUMBER BY 19
    #461
           9461 75 91
                                      LOOP CPSL
                                                                CLEAR CARRY
52
    9463
                 9D 96 99
                                            LODA,R1 BINN
                                                                LOAD BIN. NUMBER IN R1.R2
                                            LODA+R2 BINN+1
                                                                ROTATE REGISTERS R1.R2 LEFT 2
54
    #469
                 n2
                                            RRL+R2
55
    646A
                 B1
                                            RRL+R1
                                            RRL,R2
56
57
    646B
                 B2
    #46C
    #46D
                 8E 66 61
                                            ADDA+R2 BINN+1
                                                                ADD BIN. NUMBER TO RIVE?
59
6#
    6476
                 8D 66 66
                                            ADDA, RI BINN
                                                                 SHIFT RI-R2 LEFT ONCE
                 D2
                                            RRL, R2
    6473
63
64
                                            LODA RE BCDD
                                                                 LOAD MS BCD DIGIT IN RO
    #475
                 ØC Ø6 Ø2
                                                                CLEAR MS 4 BITS
ADD BCD TO BINARY NUMBER
                  44 ØF
                                            ANDI,RØ H'ØF'
66
67
    #47A
                 82
                                            ARB7 R2
                                            ADDI,R1 #
                                                                 ADD CARRY TO MS BYTE
    647B
                 85 ##
68
                                                                 STORE RESULT IN BINN, BINN+1
                 CB 96 99
                                            STRA:R1 BINN
    #47D
                                            STRAIRE BINN+1
                                                                 ROTATE RCB NUMBER 4 TIMES LEET
76
                                                                  TO POINT TO NEXT BCD DIGIT
71
72
    #483
                 65 64
                                            LODI,R1 4
                                                                 BIT COUNT
    #485
           #485
                96 93
                                       LP2
                                            LODI:R2 3
                                                                 INDEX FOR BYTE COUNT
74
    6487
           8487
                 ØE 46 Ø2
                                            LODA RE BCDD R2
                                                                SHIFT BCD BYTE LEFT
75
76
77
    #48A
                  100
                                            RRL, R#
                                            STRA,RØ BCDD,R2
    #48B
                  CE 66 02
                 5A 77
F9 73
                                            BRNR, R2 LP1
                                                                 NEXT BYTE OF BCD REGISTER
78
                                                                 NEXT BIT SHIFT
    8496
                                            RDRR-R1 IP2
                                                                 TO LOOP IF MULTIPLY NOT READY
79
                                            BBRR+R3 LOOP
    6492
                 FB 4D
8₽
81
    6494
                                            LODA, RØ SICN
                                                                 IF SIGN POS. THEN READY
                 9A ØD
77 Ø1
82
    6497
                                            BCFR:N EXIT
                                                                CLEAR CARRY
83
    #499
                                            PPSL
                                            LODI,R2 2
                                                                 INDEX LOADING
84
    649B
                 86 82
                                                                 TWO'S COMPLEMENT BY
85
    649D
                                           EORZ R€
                                                                SUBTRACTING FROM TERM
    649E
                 AE 66 99
                                            SUBA-RØ BINN-R2
87
    #4A1
                 CC 96 99
                                            STRA-RE BINN
88
    #4A4
                  5A 77
                                            BRNR, R2 LP3
    64A6 64A6 46
                                       EXIT HALT
                                                    END OF CONVERSION
                                            END
```

FIGURE 4-2 Program Listing for Signed BCD-to-Binary Conversion

5. SIGNED BCD-TO-ASCII CONVERSION

FUNCTION:

Converts n BCD digits plus sign to n + 1 ASCII characters (sign included).

PARAMETERS:

Input:

BCDD, BCDD+1, ----- BCDD+ (numb - 1)

BCDD contains the sign plus the most-significant

digit (2 BCD digits/byte).

Numb is the number of BCD bytes.

Output:

ASCI, ASCI+1, ----, ASCI + (num - 1) contains

the signed result.

ASCI contains the sign.

ASCI+1 contains the most-significant byte.

Refer to figures 5.1 and 5.2 for flowchart and program listing.

		HARDWARE AFFECTED								
REGISTERS	R0 X									
PSU	F	11	SP	SP						
PSL	cc X	IDC X	RS	wc X	OVF X	сом	c X			

RAM REQUIRED (BYTES):	N Numb, N Num+1
ROM REQUIRED (BYTES):	53
EXECUTION TIME:	Variable
MAXIMUM SUBROUTINE NESTING LEVELS:	0
ASSEMBLER/COMPILER USED	: PIPHASM




FIGURE 5-1 Flowchart for BCD-to-ASCII Conversion (signed)

```
1
                                         PD769954
 3
                                    #+++++++++++++++++
                                    * BCD TO ASCII CONVERSION
 5
                                    ******************************
                                    * THIS ROUTINE CONVERTS A SIGNED BCD NUMBER
 7
                                    * INTO ASCII CHARACTERS (SIGN INCLUDED).
                                    * BCD FORMAT: SIGN + BCD BIGITS (TWO DIGITS:BYTES)
                                    * THE NUMBER OF BCD DIGITS -> R3 = NUM
19
                                    * THE NUMBER OF BCD BYTES -> R2 = NUMB
11
12
                                    * BCD NUMBER IS IN BCDD, BCDD+1, ---, BCDD+(N-1)
13
                                    * ASCII CHARACTERS ARE IN ASCII, ASCII+1, ---, ASCII+NUM
14
                                               (SIGN) (BCD DIGITS)
15
                                    * DEFINITIONS OF SYMBOLS:
16
17
          6566
                                        EQU
18
                                    RØ
19
          6661
                                    R1
                                         EQU
                                                 1
20
          9992
                                    R2
                                         EQU
21
          6663
                                    R3
                                         FRII
22
          6998
                                    WC
                                                 H'#8'
                                                            PSL: 1=WITH, Ø=WITHOUT CARRY
                                         EQU
23
          9991
                                    €
                                         EQU
                                                 H'#1'
                                                                   CARRY: BORROW
24
          9993
                                    UN
                                         FOIL
                                                            COND: UNCONDITIONAL
                                                 3
25
          6996
                                    Z
                                         EQU
                                                                    ZERO
26
27
                                    * IN THIS EXAMPLE THE CONVERSION OF 5 BCD DIGITS
28
                                        IS PERFORMED.
29
3₽
          9993
                                    NUMB EQU
                                                  3
                                                              NUMBER OF BCD BYTES
                                                            NUMBER OF BCD DIGITS
31
          9995
                                    NUM EQU
                                                 5
32
34
35
                                         ORG
                                                 H'4E8'
36
37
                                    BCDD RES
                                                            RESERVE FOR BCD NUMBER
          #4E#
                                                 NUMB
38
                                                            RESERVE FOR SIGN, ASCII DIGITS
          64E3
                                    ASCI RES
                                                 NUM+1
39
49
                                         ORG
                                                 H'590'
                                                            PROGRAM START HERE
41
                                    BASC PPSL
                                                 WC
                                                            ARITHMETIC: ROTATE WITH CARRY
42
    95<del>99</del>
          9599
               77 98
                                                            CLEAR CARRY
43
    #5#2
                75 #1
                                         CPSL
                                                 £
                                         LODI, R3 NUM
                                                             INDEX REGISTER
44
    9594
                67 65
45
    #5#6
          Ø506 ØC 04 E2
                                    LOOP LODA, RØ BCDD+NUMB-1 LOAD LS BCD DIGIT IN RØ
46
                                         ANDI,RØ H'ØF'
                                                            CLEAR MS 4 BITS
47
    9599
                44 ØF
48
    Ø5ØB
                84 36
                                         ADDI . RØ H'38'
                                                             ASCII CHARACTER
                                         STRAIR# ASCIIR3
                                                            STORE ASCII CHARACTER
49
    950D
                CF 64 E3
5#
51
    9519 9519 95 94
                                    SHFT LODI R1 4
                                                            BIT COUNT
                                    LP2 LODI:R2 -NUMB
                                                            INDEX FOR BYTE SHIFT
    Ø512 Ø512 Ø6 FB
52
    #514
          Ø514 ØE 63 E3
                                         LODA, RØ BCDD-256+NUMB, R2
53
                                                            CARRY (PREVIOUS LS BIT) -> MSB
54
    #517
                                         RRR, RØ
                                         STRA, RØ BCDD-256+NUMB, R2 AND LS BIT -> CARRY
55
    #518
                CE 63 E3
    #51B
                DA 77
                                         BIRR, R2 LP1
56
                                                            CLEAR CARRY
57
    Ø51D
                75 01 -
                                         CPSL
                                         BDRR,R1 LP2
58
    951F
                F9 71
                                                             IF NOT READY GO TO LOOP
59
    ₩521
                FB 63
                                         BDRR, R3 LOOP
60
    #523 #523 #C #4 E2
                                    SIGN LODA: RØ BCDD+NUMB-1 SIGN -> R#
61
                                         BCTR.Z POS
62
    #526
                18 97
                                        LODI, RØ A'-'
          #528 #4 2D
    #528
63
    Ø52A
                CC #4 E3
                                         STRAIR# ASCI
64
                                         BCTR.UN EXIT
65
    #52D
                1B #5
                                         LOBI,R# A'+'
66
    #52F
          ●52F
                Ø4 2B
                                    POS
                CC #4 E3
                                         STRA, RØ ASCI
67
    #531
68
    8534 8534 48
                                    EXIT HALT
                                                 END OF CONVERSION
69
79
                                         END
```

FIGURE 5-2 Program Listing for BCD-to-ASCII Conversion (Signed)

6. ASCII-TO-BCD CONVERSION

FUNCTION:

Converts n ASCII digits to n BCD digits.

ASCII → BCD

PARAMETERS:

Input:

ADIG, ADIG+1, ---, ADIG+(n - 1) contain

ASCII digits.

The most-significant digit is in ADIG

(byte/digit).

Output:

BCDD, BCDD+1, ---, BCDD + (n-1) contains

BCD digits.

The most-significant digit is in BCDD

(2 digits/byte).

Refer to figures 6.1 and 6.2 for flowchart and program listing.

		HARDWARE AFFECTED							
REGISTERS	R0 X								
PSU F II SP									
PSL	cc X	IDC X	RS	wc ×	ovf X	сом	c X		

RAM REQUIRED (BYTES):	nADIG + nBCDD
ROM REQUIRED (BYTES):	37
EXECUTION TIME:	Variable
MAXIMUM SUBROUTINE NESTING LEVELS:	0
ASSEMBLER/COMPILER USED	: PIPHASM




FIGURE 6-1 Flowchart for ASCII-to-BCD Conversion

```
PD769955
1
2
                       ****
                           ASCII TO BCD CONVERSION
3
                       5
                       * THIS ROUTINE CONVERTS A STRING OF ASCII
                       * DIGITS TO A STRING OF BCD DIGITS.
7
 8
                       * ADIG IS MS DIGIT ASCII
 9
                       * BCDD IS MS DIGIT BCD
16
11
                       * DEFINITIONS OF SYMBOLS:
12
                                               PROCESSOR-REGISTERS
                            EQU
                                    ø
13 9656
                       RØ
14 6961
                            EQU
                                    1
                       R1
                            EQU
15 9992
                       R2
                                    2
16 6663
                       R3
                           EQU
                                    H'#8'
                       WC
                            EOU
                                               PSL: 1-WITH, Ø-WITHOUT
17 9998
                            EQU
                                    H'#1'
                                                    CARRY: BORRON
18 6661
                       C
19 6663
                       UN
                            EQU
                                    3
                                               BR.COND: ALWAYS
29
                       * IN THIS EXAMPLE THE CONVERSION OF 5
21
                       * ASCII CHARACTERS IS PERFORMED.
22
23
24 9995
                       NUM EQU
25 6663
                       NUM1 EQU
                                    3
26
                                    H17561
                                               RAM DEFINITIONS
28
                            ORC
                                               ASCII BYTES RESERVED
29 0750
                       ADIG RES
                                    NUM
                       ACNT EQU
                                    $-ADIG
                                               ASCII DIGIT COUNT
39 9995
                                               BCD BYTES RESERVED
31 9755
                       BCDD RES
                                    NUM1
                                               BCD BYTE COUNT
32 9693
                       BCNT EQU
                                    $-BCDD
33
                                               START OF SUBROUTINE
34
                            ORG
                                    H'500'
                       CONV CPSL
                                    NC+C
                                               ARITH.WITHOUT:NO CARRY
35 9599 75 99
                            LODI, R2 BCNT
                                               BCD COUNT -> R2
36 9592 96 93
37 9594 97 95
                            LODI, R3 ACNT
                                               ASCII COUNT ->R3
38 #5#6 #F 67 4F
                       LOOP LODA, R# ADIG-1, R3
                                               RØ HAS ASCII DIGIT
                                               MAKE IT BCD
39 8589 A4 38
                            SUBI RØ H'30'
46 656B C1
                            STRZ
                                               RØ ->R1
41 050C CE 67 54
                            STRA, RØ BCDD-1, R2 SAVE 1 BCD DIGIT
42 #5#F FB #3
                            BDRR R3 NEXT
                                               DECREMENT -NON ZERO BR
43 Ø511 1F Ø5 25
                            BCTA, UN BYE
                                               CONVERSION COMPLETE
44 Ø514 ØF 67 4F
                       NEXT LODA, RØ ADIG-1, R3 NEXT ASCII DIGIT
45 Ø517 A4 3Ø
                            SUBI RE H'36'
                                               MAKE IT BCD
46 #519 B#
                            RRL, R#
                                               SHIFT LEFT 4 BITS
47 Ø51A DØ
                            RRL, RØ
48 Ø51B BØ
                            RRL, RØ
49 #51C D#
                            RRL, RØ
5# #51D 61
                            IORZ
                                               INCLUSIVE OR LOW ORDER
                                    R1
51 Ø51E CE 67 54
                            STRA, RØ BCDD-1, R2 STORE 2 BCD DIGITS
52 #521 FA ##
                                               DECREMENT BCD COUNT
                            BDRR + R2 $+2
53 #523 FB 61
                            BDRR, R3 LOOP
                                               DECREMENT-NON ZERO BR.
                       BYE 'HALT
54 $525 49
                                               END OF ASCII -> BCD
55
                            END
```

7. HEXADECIMAL-TO-ASCII CONVERSION

FUNCTION:

Converts a string of hexadecimal digits to a string of ASCII digits.

PARAMETERS:

Input:

HEX, HEX+1, ----, HEX + (n - 1)

HEX is the most-significant digit (2 Hex.

digit/byte).

Output:

ASCI, ASCI+1, ---, ASCI + (n - 1)

ASCI is the most-significant digit.

Refer to figures 7.1 and 7.2 for flowchart and program listing.

		HARDWARE AFFECTED							
REGISTERS	R0	R1	R2	R3	R1′	R2′	R3′		
	Х	Х	Х	X					
PSU	F	11	SP						
DC.	СС	IDC	RS	wc	OVF	сом	С		
PSL	Х	Х		×	×		X		

RAM REQUIRED (BYTES):nHEX + nASCI
ROM REQUIRED (BYTES): 59
EXECUTION TIME:Variable MAXIMUM SUBROUTINE
ASSEMBLER/COMPILER USED: PIPHASM




FIGURE 7-1 Flowchart for Hexadecimal-to-ASCII Conversion

```
PB76##56
1
                       2
3
                       * HEXIDECIMAL TO ASCII CONVERSION
 4
                       5
                       * THIS ROUTINE CONVERTS A STRING OF ASCII
 6
7
                       * DIGITS TO A STRING OF HEX DIGITS.
 8
9
                       * ASCI IS MS DIGIT ASCII.
                       * HEX IS MS DIGIT HEXIDECIMAL.
19
11
                       * DEFINITION OF SYMBOLS:
12
13 6666
                       RA
                            EQU
                                    4
                                               PROCESSOR-REGISTER
14 9991
                       R1
                            EQU
                                    1
15 6662
                       R2
                            EQU
                                    2
16 6663
                       R3
                            EQU
17 9998
                       WC
                            EQU
                                    H1681
                                               ARITHMETIC CARRY
18 9991
                       C
                            EQU
                                    H'#1'
                                               CARRY: BORROW
19 6663
                       IIN
                            EQU
                                    3
                                               UNCOND. BRANCH
29
21
                       * IN THIS EXAMPLE 3 HEXIDECIMAL
22
                       * CHARACTERS ARE CONVERTED.
23 6662
                       NUM EQU
                                    2
                                               HEX BYTE COUNT
24 6663
                       NUM1 EQU
                                    3
                                               ASCII BYTE COUNT
25
27
                            ORG
                                    H'698'
                                               RAM DEFINITIONS
28 #6##
                       HEX RES
                                    NUM
                                               RESERVES HEX BYTES
29 9992
                       HLEN EQU
                                    $-HEX
                                               LENGTH OF HEX
39 9692
                       ASCI RES
                                    NUH1
                                               RESERVES ASCII BYTES
31 6663
                       ALEN EQU
                                    $-ASCI
                                               LENGTH OF ASCII
32
                                    H'599'
                                               START OF ROUTINE
33
                            ORG
34 8569 77 69
                       CONV PPSL
                                    WC+C
                                               ARITH. WITH, SET CARRY
                                               R3= ASCII LENGTH
35 #5#2 #7 #3
                            LODI, R3 ALEN
36 0504 06 02
                            LODI,R2 HLEN
                                               R2= HEX LENGTH
37 Ø5Ø6 ØE 65 FF
                       CHEX LODA, RØ HEX-1, R2
                                               GET HEX BIGITS
38 #5#9 C1
                            STRZ
                                    RI
                                               RØ ->R1
39 959A 45 9F
                            ANDI-R1 H'SF'
                                               CLEAR MS 4 BITS
                                               LOAD ASCII CORRESPONDI
48 959C 9D 65 2C
                            LODA, RE ANSI, RI
41 Ø5ØF CF 66 Ø1
                            STRA, RØ ASCI-1, R3
                                               SAVE IT
42 Ø512 FB Ø3
                            BDRR, R3 NEXT
                                               R3-1, R3() BRANCH
                                               END OF CONVERSION
43 Ø514 1F Ø5 2B
                            BCTA, UN BYE
44 Ø517 ØE 65 FF
                       NEXT LODA, R# HEX-1, R2
                                               GET HEX DIGITS
                                               RØ -> R1
45 Ø51A C1
                            STRZ
                                    R1
46 #518 51
                                               SHIFT RIGHT 4 BITS
                            RRR,R1
47 #51C 51
                            RRR,R1
48 Ø51D 51
                            RRR,R1
49 #51E 51
                            RRR, R1
58 851F 45 8F
                            ANDI,R1 H'@F'
                                               CLEAR MS 4 BITS
51 #521 #B 65 2C
                            LODA, RØ ANSI, R1
                                               LOAD ASCII CORRESPONDI
52 #524 CF 66 #1
                            STRA, R# ASCI-1,R3 SAVE IT
53 #527 FA ##
                            BDRR+R2 $+2
                                               R2 - 1 CONT.
54 $529 FB 5B
                            BDRR, R3 CHEX
                                               R3-1, R3() BRANCH
55
56 Ø52B 4Ø
                       BYE HALT
                                               END OF CONVERSION
57
58 #52C 3# 31 32 33
                       ANSI DATA
                                    A'8123456789ABCDEF'
        34 35 36 37
        38 39 41 42
        43 44 45 46
59
68
                            END
```

FIGURE 7-2 Program Listing for Hexadecimal-to-ASCII Conversion

8. ASCII-TO-HEXADECIMAL CONVERSION

FUNCTION:

Converts a string of ASCII digits to a string of hexadecimal digits. The conversion is done by table look-up. Non-numeric ASCII halts this routine. It may be changed to report non-numeric.

PARAMETERS:

Input:

ASCI, ASCI+1, ---, ASCI + (n - 1)

ASCI is the most-significant digit.

Output:

HEX, HEX+1, ----, HEX + (n - 1)

HEX is the most-significant digit (2 Hex.

digits/byte)

Refer to figures 8.1 and 8.2 for flowchart and program listing.

		HARDWARE AFFECTED							
REGISTERS	R0	R1	R2	R3	R1′	R2′	R3′		
, incorping	Х	Х	Х	X					
PSU	F	11	SP						
PG1	СС	IDC	RS	wc	OVF	сом	С		
PSL	х	Х		x	×		Х		

RAM REQUIRED (BYTES):nASCI + nHEX
ROM REQUIRED (BYTES):68
EXECUTION TIME: Variable MAXIMUM SUBROUTINE NESTING LEVELS: 1
ASSEMBLER/COMPILER USED: PIPHASM





FIGURE 8-1 Flowchart for ASCII-to-Hexadecimal Conversion

```
1
                            PD769957
2
                       **************
                          ASCII TO HEX CONVERSION
3
                       5
                       * THIS ROUTINE CONVERTS A STRING OF ASCII
                       * DIGITS TO A STRING OF HEXIDECIMAL DIGITS
7
 8
                       * ASCI IS MS BIGIT ASCII
                       * HEX IS MS DIGIT HEXIDECIMAL
9
                       * CONVERSION DONE BY TABLE LOOKUP
10
                       * NON NUMERIC ASCII HALT ROUTINE
11
12
13
                       * DEFINITION OF SYMBOLS:
14 6666
                            EQU
                                                REGISTER-PROCESSOR
15 6661
                       R1
                            EQU
16 9992
                       R2
                            FOU
                                     7
                            FOU
17 9993
                       R3
                                     3
18 9998
                       ₩C
                            EQU
                                    H'#8'
                                                ARITHMETIC CARRY
19 9991
                                     H'81'
                                                CARRY: BORROW
                       £.
                            FOII
                                                BRANCH UNCOND.
20 0003
                        UN
                             EQU
                                     3
21 6662
                       LT
                             EQU
                                     2
                                                       LESS THAN
22 9999
                                                       EQUAL
                       ΕĐ
                             EQU
23
24
                        * IN THIS EXAMPLE 3 ASCII DIGITS
25
                        * ARE CONVERTED TO HEXIDECIMAL
26
27 9993
                                                ASCII BYTE COUNT
                        NUM
                            EQU
28 9992
                        NUM1 EQU
                                                HEX BYTE COUNT
                                     2
29
31
                                                RAM DEFINITIONS
                                     H16661
32
                             DRC
33 #6##
                        ASCI RES
                                     NUM
                                                RESERVED ASCII BYTES
34 6663
                        ALEN EQU
                                     $-ASCI
                                                LENGTH OF ASCII
                                                RESERVED HEX BYTES
35 6663
                        HEX RES
                                     NUM1
36 9992
                        HLEN EQU
                                     $-HEX
                                                LENGTH OF HEX
37
38
                             ORG
                                     H'500'
                                                START OF ROUTINE
39 0500 77 09
                        CONV PPSL
                                     WC+C
                                                ARITH. WITH + CARRY SET
                             LODI.R3 ALEN
46 6562 67 63
                                                R3 = ASCII LENGTH
 41 9594 96 92
                             LODI, R2 HLEN
                                                R2 = HEX LENGTH
42 Ø5Ø6 ØF 65 FF
                        ACON LODA: RØ ASCI-1:R3
                                                GET ASCII DIGIT
                                                LOOKUP SUBROUTINE
 43 6569 3B 68
                             BSTR.UN LKUP
 44 Ø5ØB Ø1
                             LODZ
                                                R1 -> R#
 45 050C CE 66 02
                             STRA,RØ HEX-1,R2
                                                SAVE HEX CORRESPONDING
                                                 (R3-1), R3 (> BRANCH
 46 #5#F FB 1D
                             BDRR+R3 NEXT
 47 #511 1B 31
                             BCTR.UN BYE
                                                END OF CONVERSION
 48
                                                LOOP CONSTANT
                        LKUP LODI R1 16
 49 #513 #5 1#
 50 0515 ED 45 1E
                        ALKU COMA, RØ ANSI-RI,-
                                                COMPARE TO TABLE
 51 #518 14
                             RETC , EQ
                                                RETURN - MATCH FOUND
                                                 TEST END OF TABLE
 52 #519 E5 #1
                             COMI,R1 1
 53 #51B 9A 78
                             BCFR, LT ALKU
                                                NO- LOOK AGAIN
54 Ø51D 49
                                                ERROR - NON NUMERIC HE
                             HALT
55
 56 #51E 3# 31 32 33
                        ANSI DATA
                                     A'8123456789ABCDEF'
        34 35 36 37
        38 39 41 42
        43 44 45 46
 58 #52E #F 65 FF
                        NEXT LODA, RØ ASCI-1, R3 GET NEXT ASCII DIGIT
 59 #531 3B 6#
                                                 LOOK UP SUBROUTINE
                              BSTR, UN LKUP
 69 9533 91
                              LODZ
                                                 R1 -> R#
 61 9534 B9
                              RRL, RØ
                                                 SHIFT LEFT 4 BITS
 62 #535 D#
                             RRL, RE
 63 #536 D#
                             RRL, RØ
 64 Ø537 BØ
                              RRL, RØ
                              ANDI,R# H'F#'
 65 Ø538 44 FØ
                                                 CLEAR LS 4 BITS
 66 Ø53A 6E 66 Ø2
                              IORA:R# HEX-1:R2
                                                 COMBINE LOW ORDER
 67 #53D CE 66 #2
                              STRA-R# HEX-1-R2
                                                 SAVE 2 HEX DIGITS
 68 #54# FA ##
                              BDRR, R2 $+2
                                                 (R2-1), CONTIUNE
 69 #542 FB 42
                              BDRR,R3 ACON
                                                 (R3-1), R3 () BRANCH
 79
                                                 END OF CONVERSION
 71 6544 46
                        BYE HALT
                              END
 72
```

FIGURE 8-2 Program Listing for ASCII-to-Hexadecimal Conversion

Signetics 2650 Microprocessor application memos currently available:

AS50	Serial Input/Output
AS51	Bit and Byte Testing Procedures
AS52	General Delay Routines
AS53	Binary Arithmetic Routines
AS54	Conversion Routines
SP50	2650 Evaluation Printed Circuit Board Level System (PC1001)
SP51	2650 Demo Systems
SP52	Support Software for use with NCSS Timesharing System
SP53	Simulator, Version 1.2
SP54	Support Software for use with the General Electric Mark III Timesharing
	System
SS50	PIPBUG
SS51	Absolute Object Format (Revision 1)
MP51	2650 Initialization
MP52	Low Cost Clock Generator Circuits
MP53	Address and Data Bus Interfacing Techniques



PHILIPS

FIXED POINT DECIMAL

ARITHMETIC ROUTINES AS55

AN APPLICATION MEMO



INTRODUCTION

The numbers used in digital systems are usually expressed in binary notation. Some commonly used formats are:

- magnitudes only for unsigned numbers
- 1's complement and 2's complement for signed numbers.

However, binary numbers are difficult to interpret, and man-machine interface can be greatly improved by presenting numbers in decimal notation. Since virtually all digital systems operate on numbers in binary form (i.e., 1's and 0's), decimal numbers must be converted to binary during the input process, and reconverted to decimal notation during the output process. In cases where decimal input and/or output is required, the ideal solution would be a digital system capable of interpreting and processing decimal numbers.

This applications memo describes several methods of handling binary-coded-decimal (BCD) numbers with the Signetics 2650 microprocessor. Special provisions in the 2650 for these operations, including the Interdigit Carry (IDC) flag bit and the Decimal Adjust Register (DAR) instruction, are discussed. These provisions greatly simplify interfacing of the 2650 to decimaloriented peripheral devices, such as CRT display terminals, printers, and keyboards. Basic arithmetic routines (add, subtract, multiply, and divide) for both signed integers and signed fixed-point numbers are given.

BCD NOTATION

In BCD notation, each decimal digit requires a 4-bit code as indicated below:

0 = 0000	5 = 0101
1 = 0001	6 = 0110
2 = 0010	7 = 0111
3 = 0011	8 = 1000
4 = 0100	9 = 1001

Codes 1010 through 1111 are not used.

Two decimal digits can be packed into one 8-bit byte—the size of a 2650 data word. The range within 1 byte is consequently 00₁₀ through 99₁₀. For instance, the number 15₁₀ is coded as 00010101.

CARRY (C) AND INTERDIGIT CARRY (IDC) FLAGS:

The Program Status Lower (PSL) of the 2650's Program Status Word (PSW) register contains 2 carry flags: Carry (C) and Interdigit Carry (IDC). During execution of any arithmetic instruction, both flags are set or reset depending on the result of the operation, as illustrated in Figure 1:

- The Carry (C) flag is set as a result of a carry (or no borrow) out of the mostsignificant-bit (bit 7) of the affected register Rx, and hence out of the mostsignificant BCD digit.
- . The Interdigit Carry (IDC) flag is set as a result of a carry (or no borrow) out of bit 3, and hence out of the least-significant BCD digit and into the most-significant BCD digit.

DECIMAL ADJUST REGISTER (DAR) INSTRUCTION

If 2 BCD numbers are added or subtracted by means of binary arithmetic instructions, the result may not be a BCD number. For example:

$$23_{16} + 56_{16} = 79_{16};$$
but
$$18_{16} + 35_{16} = 4D_{16}.$$

Since the binary codes 1010 (A₁₆) through 1111 (F_{16}) are not used in BCD, the result of a binary arithmetic instruction may need a correction of (+6) in case of an add operation or (-6) in case of a subtract operation. The 2650 performs this correction by means of the Decimal Adjust Register (DAR) instruction. This 1-byte instruction conditionally adds a decimal 10 (2's complement negative 6 in a 4-bit binary number system) to either the high order 4-bits and/or the low order 4 bits of a specified register Rx, which may be any of the 2650's seven CPU registers.

The truth table of Figure 2 indicates the logical operation performed. The operation proceeds based on the values of the Carry (C) and Interdigit Carry (IDC) flags in the Program Status Word. The C and IDC remain unchanged by the execution of this instruction.


The WC (With/Without Carry) bit in PSL has no influence on the DAR instruction.

GENERAL SUBTRACTION RULES

In the case of subtraction, a correction of (-6) is required for the digit(s) which generate a borrow upon execution of the subtract instruction. This can be performed directly by the DAR instruction.

Single-Byte Operands/ Result:

Subtraction of single-byte operands is done by performing the subtract instruction and then performing the DAR instruction; the borrow bit must be cleared initially. See Example A.



TRUTH TABLE FOR DAR INSTRUCTION

	BEFORE	E: DAR, Rx AFTER: DAR, Rx					
		Rx				R	x
С	IDC	MSD	LSD	С	IDC	MSD	LSD
0	0	а	b	0	0	a+10 ₁₀	b+10 ₁₀
0	1	а	b	0	1	a+10 ₁₀ a+10 ₁₀	b
1	0	а	b	1	0	а	b+10 ₁₀
1	1	а	b	1	1	а	b

Figure 2 NOTE IDC is not added to the upper digit in the 'a+10₁₀' operation.

If the With Carry (WC) bit in PSL is zero (no carry/borrow), the first instruction is not required.

Multiple-Byte Operands/ Result:

When dealing with multiple-byte operands, arithmetic operations *including carry*, are required. Hence, the WC bit in PSL must be set to 1 prior to execution. If indexing is used, multiple-byte subtraction is simple, as illustrated in Example B.

NOTE: OPR1, OPR2 and RSLT are the most-significant bytes.

GENERAL ADDITION RULES

For addition, a correction of (+6) is required if the sum of the most-significant digits or least-significant digits exceeds 9. This is accomplished by first adding an offset of (+6) to each of the digits of the first operand (addition of H'66') and then adding the second operand.

If the sum of the least-significant digits did exceed 9, it now (including the (+6) correction) will exceed 15_{10} , (H'F'); an Interdigit Carry will be generated. If an IDC is generated, the result is correct and, as shown in Figure 2, the DAR instruction will have no effect on the sum. If not, the (+6) correction will be cancelled by adding 10 (equivalent to subtracting 6). Correction of the most-significant digit sum operates similarly, with the C bit controlling the final correction.

Single-Byte Operands/Result:

If the 2650 is conditioned for arithmetic without carry (WC = 0), addition can be performed as shown in Example C.

In the case of arithmetic with carry (WC = 1), it should be noted that the addition of the offset H'66' may generate a carry (if OPR1 = 99 and carry was set); this carry will be added during the addition of OPR2, giving an incorrect sum.

Multiple-Byte Operands/Result:

When using multiple-byte operands, linking of the bytes by means of the carry bit is required. Hence, arithmetic with carry must be performed (WC in PSL is set to 1). Because of the two successive additions (of the offset H'66' and of the second operand), the problem mentioned in the previous section can also arise here. Two straightforward solutions to this problem, listed below, are illustrated in the flowchart of Figure 3.

Method 1: In this method, each byte of the first operand is first increased by the offset H'66', after which addition of the second operand is performed. See Example D.

PPSL	С	CLEAR BORROW				
LODA,R3	OPR1	FETCH FIRST OPERAND				
SUBA,R3	OPR2	SUBTRACT SECOND OPERAND				
DAR,R3		DECIMAL ADJUST RESULT				
STRA,R3	RSLT	STORE RESULT				
Example A						

	PPSL	WC+C	ARITHMETIC WITH CARRY, CLEAR BORROW
	LODI,R3	LENG	LOAD INDEX REGISTER
DSUL	LODA,R0	OPR1,R3,-	FETCH BYTE OF OPERAND1
	SUBA,R0	OPR2,R3	SUBTRACT BYTE OF OPERAND2
	DAR,R0		DECIMAL ADJUST RESULT
	STRA,R0	RSLT,R3	STORE RESULTING BYTE
	BRNR,R3	DSUL	CONTINUE LOOP IF NOT DONE
			Example B

Example C						
STRA,R3	RSLT	STORE RESULT				
DAR,R3	OFRZ	DECIMAL ADJUST RESULT				
ADDI,N3 ADDA.R3	OPR2	ADD SECOND OPERAND				
LODA,R3 ADDI.R3	OPR1 H'66'	FETCH FIRST OPERAND ADD OFFSET FOR BCD ADD				

			·					
	CPSL	С	CLEAR CARRY					
	PPSL	WC	ARITHMETIC WITH CARRY					
	LODI,R3	LENG	LOAD INDEX REGISTER					
ADD0	LODA,R0	OPR1,R3,-	FETCH BYTE OF OPERAND1					
	ADDI,R0	H'66'	ADD OFFSET FOR BCD ADD					
	STRA,R0	RSLT,R3	STORE INTERMEDIATE RESULT					
	BRNR,R3	ADD0	BRANCH IF ALL BYTES NOT READY					
	LODI,R3	LENG	LOAD INDEX REGISTER					
ADD1	LQDA,R0	RSLT,R3,-	FETCH BYTE OF INTERMEDIATE SUM					
	ADDA,R0	OPR2,R3	ADD BYTE OF OPERAND2					
	DAR,R0		DECIMAL ADJUST RESULT					
	STRA,R0	RSLT,R3	STORE RESULT					
	BRNR,R3	ADD1	BRANCH IF ALL BYTES NOT READY					
	Example D							

Method 2: In this method, the complete addition is handled on a byte-by-byte basis. This means that the true interbyte-carry must be saved and restored, and the carry must be cleared at the appropriate time. This can be performed by using one additional register to retain the interbyte-carry. See Example E.


The second method is faster and requires fewer bytes of code (24 versus 30) but requires an additional register.


The program listing of Figure 5 summarizes the basic BCD addition and subtraction routines.


ROUTINES FOR SIGNED INTEGER ARITHMETIC

There are several possible ways of representing signed decimal numbers. The best known are ten's complement notation and sign-magnitude notation. The sign-magnitude notation, illustrated in Figure 4, is used here because it is easy to interpret and lends itself to interfacing with peripherals. It is also simpler to use in multiplication, division, and in aligning and rounding routines. The numbers are stored in memory in the form of a sign followed by the absolute value of the number.

The length of the numbers is defined by the number of bytes (including the sign byte) they require. This parameter can be modified by changing the definition of LENG in the source program. Note that for clarity, each routine is written in a "stand-alone" form. If more than 1 routine is required in a program, considerable savings in the program space required can be realized by breaking out common operations as subroutines.







BCD ADDITION AND SUBTRACTION ROUTINES TWIN ASSEMBLER VER 1.0 PAGE 0001 TWIN ASSEMBLER VER 1.0 PAGE ARAD LINE ADDR OBJECT E SOURCE LINE ADDR OBJECT E SOURCE PD769987 * ADDITION OF UNSIGNED MULTIPLE-BYTE BCD NUMBERS * 0003 * DECIMAL ADDITION/SUBTRACTION FOR PACKED-BCD * 9994 0058 * OPERATION: OPERAND1 + OPERAND2 --> RESULT 9959 9969 9466 7591 9995 9996 * OPERATION: OPERAND1 +/- OPERAND2 --> RESULT DADD CPSL C CLEAR CARRY * OPERAND1 IS IN: OPR1. OPR1+1. OPR1+2. ETC: 9961 9468 7798 9962 946R 9795 9963 946C 9599 PPSL MC LODI, R3 LENG ARITHMETIC/ROTATE WITH CARRY LOAD INDEX REGISTER * OPERAND2 IS IN: OPR2.OPR2+1.OPR2+2.ETC. * RESULT — IS IN: RSLT.RSLT+1.RSLT+2.ETC. * OPR1.OPR2 AND RSLT ARE MOST-SIGNIFICANT BYTES. 0007 0008 CLEAR INTERBYTE-CARRY FETCH BYTE OF OPERAND1 ADD OFFSET FOR BCD ADD LODI, R1 0 DADL LODA, R0 OPR1, R3, 0009 0010 0011 * ALL NUMBERS ARE OF EQUAL LENGTH (IN BYTES) 9965 9471 8466 * LENGTH 15 DEFINED BY: LENG 8001, RR H1661 RESTORE INTERBYTE-CARRY TO C ADD BYTE OF OPERAND2 9966 9473 51 0012 ADDA, RØ OPR2, R3 9913 9914 * DEFINITIONS OF SYMBOLS: 9967 9474 SF6795 9968 9477 94 9969 9478 CF6798 DAR, RO STRA, RO RSLT, R3 DECIMAL ADJUST RESULT STORE RESULTING BYTE 9915 9999 9916 9991 PROCESSOR REGISTERS 0070 047B D1 0071 047C 5B70 SAVE INTERBYTE-CARRY IN R1, CLEAR C BRANCH IF NOT READY EQU BRNR, R3 DADL 0017 0002 0018 0003 R2 R3 NC EQU EQU 6672 0073 PSL: 1=WITH, 0=WITHOUT CARRY H'08 9919 9998 EQU * Addition of Unsigned Multiple-Byte BCD Numbers * * Alternate Method * 9829 9891 9821 9883 H'01' C EQU CARRY/BORROW BRANCH CONDITION: UNCONDITIONAL 0075 EQU 9922 9977 * OPERATION: OPERAND1 + OPERAND2 --> RESULT 0023 0005 LENG EQU LENGTH OF OPERANDS/RESULT IN BYTES **00**78 0024 ADDO CPSL 0079 047E 7501 0080 0480 7708 0081 0482 0705 9925 9999 9926 ORG PARAMETERS CLEAR CARRY H'799 PPSL MC ARITHMETIC MITH CARRY LOOI, R3 LENG LOAD INDEX REGISTER ADDO LOOR, R6 OPER, R3. - FETCH BYTE OF OPERNOU 9827 9799 9828 9795 OPR1 RES LENG OPERAND1 9982 9484 9F4799 OPERAND2 OPR2 RES LENG 9983 9487 8466 9684 9489 CF679A ADDI, RØ H'66' STRA, RØ RSLT, R3 ADD OFFSET FOR BCD-ADD STORE INTERNEDIATE RESULT 9929 979A RSLT RES LENG RESULT 9985 948C 5876 9986 948E 9795 BRNR, R3 ADDO LODI, R3 LENG BRANCH IF ALL BYTES NOT READY LOAD INDEX REGISTER 0031 070F ORG H14591 9987 9499 9F479A 9988 9493 9F6795 ADD1 LODA, RØ RSLT, R3, -ADDA, RØ OPR2, R3 FETCH BYTE OF INTERNEDIATE SUM 9933 9934 9935 ADD BYTE OF OPERANDS * ADDITION OF UNSIGNED, SINGLE-BYTE BCD NUMBERS * 889 8496 94 8898 8497 CF6786 DAR, RA DECIMAL ADJUST RESULT STORE RESULT STRA, RO RSLT, R3 0036 * OPERATION: OPERAND1 + OPERAND2 ---> RESULT BRANCH IF ALL BYTES NOT READY 0091 049A 5B74 BRNR, R3 ADD1 9937 9038 9450 9F9799 9039 9453 8766 9049 9455 8F9795 ADD LODA, R3 OPR1 FETCH FIRST OPERAND ADD OFFSET FOR BCD ADD ADD SECOND OPERAND ADDI, R3 H'66' ADDA, R3 OPR2 0093 9948 9455 8F9795 9941 9458 97 9842 9459 CF979A 9843 9844 9845 9846 9847 0095 0096 0097 * SUBTRACTION OF UNSIGNED MULTIPLE-BYTE BCD NUMBERS * STRA, R3 RSLT STORE RESULT OPERATION: OPERAND1 - OPERAND2 --> RESULT 9998 0099 049C 7709 0100 049E 0705 DSUB PPSL HC+C LODI, R3 LENG ARITHMETIC WITH CARRY, CLEAR BORROW LOAD INDEX REGISTER * SURTRACTION OF UNSIGNED, SINGLE-BYTE BCD NUMBERS * 0101 04R0 0F4700 0102 04R3 RF6705 DSUL LODA, RØ OPR1, R3, -SUBR, RØ OPR2, R3 FETCH BYTE OF OPERAND1 SUBTRACT BYTE OF OPERAND2 9848 9849 945C 9F9799 0103 04R6 94 0104 04R7 CF670R DAR, RO STRA, RO RSLT, R3 DECIMAL ADJUST RESULT STORE RESULTING BYTE FETCH FIRST OPERAND SUBT LODA, R3 OPR1 0050 045F AF0705 0051 0462 97 SUBA, R3 OPR2 DAR, R3 SUBTRACT SECOND OPERAND DECIMAL ADJUST RESULT 0105 04AA 5B74 BRNR, R3 DSUL BRANCH IF NOT READY 0052 0463 CF070A STRA-R3 RSLT STORE RESULT FND 9197 9999 TOTAL ASSEMBLY ERRORS = 0000

Figure 5

Program Title

DECIMAL ADDITION/SUBTRACTION FOR SIGNED INTEGERS (PACKED BCD)

Function

Addition or subtraction of 2 decimal integers in sign-magnitude notation. Operands and result are of equal length, as defined by LENG.

OPERAND1 +/- OPERAND2 ➤ OPERAND2

Parameters

Input:

Length of numbers (in bytes) is defined by LENG.

OPR1, OPR1+1, OPR1+2, etc., contain augend or subtrahend.

OPR2, OPR2+1, OPR2+2, etc., contain addend or minuend.

Output:


OPR2, OPR2+1, OPR2+2, etc., contain sum or difference.

Overflow is detected.

OPERATION

Subtraction is performed by changing the sign of the second operand before entering the signed addition routine. Prior to adding or subtracting, the sign of the result must be determined. This requires a comparison of the magnitudes of both operands if they have opposite signs. In this case, the subtrahend and minuend for the operation are also designated by the comparison.

Refer to Figures 6 and 7 for flowchart and program listing.



HARDWARE AFFECTED								
REGISTERS	R0 X	R1 X	R2	R3 X	R1′	R2′	R3′	
PSU	F	=	SP					
PSL	CC	IDC X	RS	wc X	OVF X	COM	C X	

RAM REQUIRED (BYTES): 2 X LENG

ROM REQUIRED (BYTES): 127

MAXIMUM SUBROUTINE
NESTING LEVELS: 1

ASSEMBLER/COMPILER USED: TWIN VER 1.0

DECIMAL ADDITION/SUBTRACTION FOR SIGNED INTEGERS TWIN ASSEMBLER VER 1.0 PAGE 0001 LINE ADDR OBJECT E SOURCE 9967 951A 779B * DECIMAL ADDITION/SUBTRACTION FOR SIGNED-INTEGERS * * NUMBERS ARE IN PACKED BCD, SIGN-MAGNITUDE NOTATION * 8869 851C 28 0003 0004 9879 951D 9D9795 9871 9529 CC9795 LODA, R1 OPR2 FETCH SIGN OF OPERAND2 CLEAR SIGN OF OPERAND2 (=RESULT) BRRINCH IF OPR2 NOT NEGATIVE STRA RO OPR2 * OPERATION: OPERAND1 +/- OPERAND2 --> OPERAND2 9996 0072 0523 9A23 BCFR, N LBL0 IS IN: OPR1, OPR1+1, OPR1+2, ETC. IS IN: OPR2, OPR2+1, OPR2+2, ETC. FETCH SIGN OF OPERANDS BRANCH IF OPRI NOT NEGATIVE 9974 9528 9R3C BCFR, N LBL2 LODI, RØ H'FØ STRA, RØ OPR2 FETCH MINUS SIGN STORE IN MS-BYTE RESULT 9999 * SUM/DIFFERENCE IS IN: OPR2.OPR2+1.OPR2+2. ETC 0075 052R 04F0 * OPERAND2 IS DESTROYED AFTER ADD/SUBTRACT. 0010 0076 052C CC0705 9911 * OPR1, OPR2 ARE MOST-SIGNIFICANT BYTES. 9977 * LENGTH OF NUMBERS (IN BYTES) IS DEFINED BY: LENG 0078 052F 7501 ADD CPSL C OPR1 + OPR2 --> OPR2 * ALLOWED RANGE: 1 < LENG < 255. * MS BYTE HOLDS SIGN INFORMATION: H'00' FOR +, H 'F0' FOR -CLEAR CARRY. LOAD INDEX REGISTER 9913 0079 0014 0015 0080 0531 0704 LODI, R3 LENG-1 0081 0533 0500 LODI, R1 0 CLEAR INTERBYTE-CARRY 0016 * DEFINITIONS OF SYMBOLS 0082 0535 0F6700 ADDO LODA, RO OPR1, R3 FETCH BYTE OF OPERANO1 0083 0538 8466 ADDI, RØ H1661 ADD OFFSET Interbyte-carry to carry add byte of operand2 decimal adjust result 0018 0000 PROCESSOR REGISTERS 9984 953A 51 9985 953B 8F6795 RRR, R1 ADDA, RØ OPR2, R3 EQU 9019 9001 9029 9002 R1. R2 R3 HC COM C Z N EQ GT LT UN EQU EQU 0086 053E 94 DAR, RO 9921 9993 9922 9998 FOIL 0087 053F CF6705 STRAJRØ OPRZJR3 STORE RESULTING BYTE H1981 H1921 1=WITH 0=WITHOUT CARRY 0088 0542 D1 0089 CARRY (=INTERBYTE-CARRY) TO R1. RRL, R1 8823 8882 1=LOGIC, 0=ARITH COMPARE CARRY/BORROW CLEAR CARRY. BRANCH IF NOT READY FRU 9824 9891 9825 9898 EQU H'01' 9999 9543 FB79 BDRR, R3 ADD0 BRANCH CONDITION: ZERO EQU 0091 0545 9838 BCFR, Z OVFL BRANCH IF OVERFLOW 9826 9892 9827 9899 EQU NEGATIVE EQUAL 0092 0547 17 RETC, UN 0093 0028 0001 0029 0002 0030 0003 GREATER THAN FOU UNCONDITIONAL EQU 3 * PARAMETERS * 0032 9933 9934 9995 LENG EQU 5 LENGTH OF OPERANDS (IN BYTES) 0035 TWIN ASSEMBLER VER 1.0 PRGE 0003 0036 0000 0037 LINE ADDR OBJECT E SOURCE OPERAND1 OPERAND2/RESULT 0038 0700 OPR1 RES LBLO LODA, RO OPR1 BCFR, N ADD BSTA, UN CO12 FETCH SIGN OF OPERAND1 BRANCH IF OPR1 NOT NEGATIVE COMPARE OPR1 WITH OPR2, 0039 0705 OPR2 RES LENG 0095 0548 000700 0096 054B 9862 0097 054D 3F0500 9941 979B ORG H/500 (MAGNITUDES ONLY). BRANCH IF OPR1 < OR = TO OPR2 FETCH MINUS SIGN 9998 0099 0550 991E BCFR, GT_LBL3 0043 0044 0100 0552 04F0 * SUBBOUTTING TO COMPARE OPERANDS WITH OPERANDS (MPDATE CC) * LODI-RO H/FO 0101 0554 CC0705 STRAJRO OPRZ STORE IN MS-BYTE RESULT 0046 0500 0500 CLEAR RL; MS BITS ARE USED TO SAVE CC DATA CO12 LODI, R1 0 9947 9592 9794 9948 9594 9F6799 LODI, R3 LENG-1 COMO LODA, R0 OPR1, R3 LORD INDEX REG FETCH BYTE OF OPERAND1 0103 OPR1 - OPR2 --> OPR2 0104 0557 0704 LBL1 LODT, R3 LENG-1 LOAD INDEX REGISTER FETCH BYTE OF OPERAND1 SUBTRACT BYTE OF OPERAND2 DECIMAL ADJUST RESULT 9049 9507 EF6705 9050 950A 1802 COMA, RØ OPR2, R3 BCTR, EQ COM1 COMPARE WITH BYTE OF OPERAND2 BRANCH IF EQUAL 0105 0559 0F6700 SU12 LODA, RØ OPR1, R3 0106 055C RF6705 0107 055F 94 SUBB, RO OPR2, R3 DBR, RO 0051 050C 13 0052 050D C1 SPS PSL TO RO STRZ R1 SAVE PSL IN R1 9198 9569 CE6795 STRA. RA. OPRO. R3 STORE RESULTING BYTE IN OPR2 BDRR, R3 SU12 BRANCH IF NOT READY COM1 BORR, R3 COM6 BRANCH IF ALL BYTES NOT TESTED 9953 959E FR74 R1 UPDATE CC WITH STATUS COMPARE 0110 0565 17 RETC. UN RETC, UN 0055 0511 17 0112 0566 3F0500 LBL2 BSTA, UN CO12 COMPARE OPRI WITH OPRI **011**3 (MAGNITUDES ONLY) 0114 0569 9A6C BCFR, LT LBL1 BRANCH IF OPR1 > OR = OPR2 LODI, RØ H/FØ/ STRA, RØ OPR2 FETCH MINUS SIGN STORE IN MS-BYTE OF RESULT 9115 956R 94F9 0116 056D CC0705 9117 OPR2 - OPR1 --> OPR2 TWIN ASSEMBLER VER 1.0 PRGE 0002 0119 0570 0704 LBL3 LODI, R3 LENG-1 LOAD INDEX REGISTER 0120 0572 0F6705 0121 0575 0F6700 SU21 LODA, RØ OPR2, R3 SUBA, RØ OPR1, R3 FETCH BYTE OF OPERAND2 SUBTRACT BYTE OF OPERAND1 LINE ADDR OBJECT E SOURCE 9122 9578 94 DAR, RO DECIMAL ADJUST RESULT 0123 0579 CF6705 STRA, RO OPR2, R3 0058 ********* * SUBTRACTION FOR SIGNED INTEGERS * 0124 057C FB74 BORR, R3 SU21 BRANCH IF NOT READY 0125 057E 17 RETC, UN 9969 9961 9512 9C9795 SGSU LODA, RØ OPR2 FETCH SIGN OF OPERAND2 0126 0127 057F 40 OVEL HALT ARITHMETIC OVERFLOW 9962 9515 24F9 EORI, RO H'FO CHRINGE: SIGN 0063 0517 CC0705 STRAJRO OPR2 RESTORE SIGN OF OPERAND2 0128 0129 0000 END 0 9964 9965 9966 * ADDITION FOR SIGNED INTEGERS * TOTAL ASSEMBLY ERRORS = 0000 Figure 7

FIXED POINT DECIMAL ARITHMETIC ROUTINES

2650 MICROPROCESSOR APPLICATIONS MEMO

Program Title

DECIMAL MULTIPLICATION FOR SIGNED INTEGERS (PACKED BCD)

FUNCTION

Multiplication of 2 decimal integers in signmagnitude notation.

Multiplicand, multiplier, and product are of equal length as defined by LENG.

MULTIPLICAND X MULTIPLIER → MULTIPLIER

Parameters

Input:

Length of numbers (in bytes) is defined by LENG.

MPLC, MPLC+1, MPLC+2, etc., contain multiplicand.

MPLR, MPLR+1, MPLR+2, etc., contain multiplier.

Output:

MPLR, MPLR+1, MPLR+2, etc., contain product.


Multiplier is destroyed after multiplication.

Overflow is detected.

OPERATION

Prior to the multiplication algorithm (which is an unsigned operation), the sign of the product is determined. The multiplication gives a double-length result, of which only the least-significant half is retained as the product. If the most-significant half is unequal to zero, an overflow is detected. A "minus-zero" is excluded by means of a test for zero product.

Refer to Figures 8 and 9 for flowchart and program listing.



HARDWARE AFFECTED								
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2'	R3′	
PSU	F	11	SP					
PSL	cc X	IDC X	RS	wc X	OVF X	COM X	C X	

RAM REQUIRED (BYTES): (3 X LENG) + 1

ROM REQUIRED (BYTES): 111

MAXIMUM SUBROUTINE
NESTING LEVELS: None

ASSEMBLER/COMPILER USED: TWIN VER 1.0

PAGE 0002

DECIMAL MULTIPLICATION FOR SIGNED INTEGERS

TWIN ASSEMBLER VER 1.0

```
PRGE 0001
TWIN ASSEMBLER VER 1 0
LINE ADDR OBJECT E SOURCE
                          * P0769985
9892
9993
9994
9995
9996
9998
9999
9918
                           * DECIMAL MULTIPLICATION FOR SIGNED-INTEGERS. *
* NUMBERS ARE IN PACKED BCD, SIGN-MAGNITUDE NOTATION *
                          **************
                         * MPLC, MPLR ARE MOST-SIGNIFICANT BYTES.
* LENGTH OF NUMBERS (IN BYTES) IS DEFINED BY: LENG
9913
9914
9915
                          * HLLOMED RANGE: 1 < LENG < 65.

* MS BYTE REPRESENTS SIGN: H/98/ FOR +, H/F8/ FOR -
0016
0017
                         * DEFINITIONS OF SYMBOLS:
0018 0000
0019 0001
0020 0002
                         RØ
                               EQU
                                                      PROCESSOR-REGISTERS
                          R1
R2
                               EQU
EQU
                         R3
HC
COM
C
Z
UN
9922 9998
                                EQU
                                          H'08
                                                      PSL: 1=NITH, 0=NITHOUT CARRY
0023 0002
0024 0001
                               EQU
EQU
                                         H′02′
H′01′
                                                             1=LOGIC, 0=ARITH COMPARE
CARRY/BORROW
9925 9999
                                FOU
                                                      BRANCH CONDITION: ZERO
0026 0003
0027
                                                                             UNCONDITIONAL
                                EQU
6628
                          * PARAMETERS *
0029
0030 0005
                          LENG EQU
                                         5
                                                      LENGTH OF OPERANDS (BYTES)
0031
0032 0000
                               ORG
                                         H17991
9933
9934 9799
                          MPLC RES
                                                      MULTIPLICAND
                                         LENG
                          MPLR RES
                                         LENG
                                                      MULTIPLIER
9936 979A
                          * NOTE: EMPR AND MPLR MUST BE IN SUCCESSIVE

* RAM LOCATIONS FOR DOUBLE-LENGTH SHIFT.
9937
0038
0039 070F
                          SIGN RES
                                                      TEMPORARY SIGN
0041
                                                      *******
0042 0710
0043
                                                      * MULTIPLICATION PROGRAM *
                                                      ********
                                                      OPERATIONS WITH CARRY, LOGICAL COMPARE
9945 9599 779A
                          SGMP PPSL
                                         MC+COM
9946 9592 909799
9947 9595 209798
                                LODA, RØ MPLC
EORA, RØ MPLR
                                                      FETCH SIGN MULTIPLICAND
TAKE EX-OR WITH SIGN MULTIPLIER
9048 9598 CC979F
9049 9598 29
                                STRA, RØ SIGN
                                                      SAVE PRODUCT SIGN IN SIGN
                                LODI, R3 LENG+1
                                                      LOAD INDEX REGISTER
9959 959C 9796
9951 959E CF4795
                                STRA, RO EMPR, R3,
BRNR, R3 CLEM
                                                      CLEAR EXTENDED MULTIPLIER AND SIGN OF MULTIPLIER
BRANCH IF NOT DONE
0052 0511 5B7B
9053 9513 968A
9054 9515 90979E
                          LODI, R2 LENG+LENG LOAD LOOP COUNTER WITH NUMBER OF DIGITS NXOG LODA, R1 MPLR+LENG-1 FETCH LS-BYTE MULTIPLIER
9955 9518 459F
                                ANDI, R1 H'0F'
                                                      CLEAR MS-DIGIT
 0056 051A 1826
                                BCTR, Z SHRG
                                                      BRANCH IF LS-DIGIT IS ZERO
```

```
LINE ADDR OBJECT E SOURCE
                                                                ADD MULTIPLICAND TO EXTENDED MULTIPLIER WITHOUT SIGN
0060 051C 7501
                               ADMC CPSL
                                                                CLEAR CARRY
0061 051E 0704
                                      LODI, R3 LENG-1
                                                                LOAD INDEX REGISTER
9962 9529 9F6795
9963 9523 8466
                              ADMO LODA, RO EMPR, R3
ADDI, RO H1661
                                                                FETCH BYTE OF EXTENDED MULTIPLIER
ADD OFFSET FOR DECIMAL ADJUST
                                      STRA, RO EMPR, R3
0064 0525 CF6705
                                                                 RESTORE INTERMEDIATE SUM
9965 9528 FB76
9966 9529 9794
                                      BDRR, R3 ADMO
LODI, R3 LENG-1
                                                                BRANCH IF ALL BYTES NOT READY
LOAD INDEX REGISTER
9967 9520 9F6795
9868 952F 8F6799
                              ADM1 LODA, RØ EMPR, R3
ADDA, RØ MPLC, R3
                                                                 FETCH BYTE OF INTERMEDIATE SUM
ADD BYTE OF MULTIPLICAND
0069 0532 94
                                      DAR, RA
                                                                 DECIMAL ADJUST RESULT
9979 9533 CF6795
9971 9536 FB74
                                       STRA, RO EMPR, R3
                                                                 STORE RESULTING BYTE
                                      BDRR, R3 ROM1
                                                                 BRANCH IF NOT READY
0072 0538 0C0705
                                      LODA, RO EMPR
                                                                 FETCH MS-BYTE EXTENDED MULTIPLIER
0073 053B 8400
                                      ADDI, RO O
STRA, RO EMPR
0074 053D CC0705
                                                                 RESTORE MS-BYTE EXTENDED MULTIPLIER
0075 0540 F95A
                                      BDRR, R1 ADMC
9977
9978
9979 9542 9584
                                                                SHIFT EMPR AND MPLR ONE DIGIT POSITION RIGHT (4 BITS)
                              SHRG LODT, R1 4 LORD LOOP COUNTER
SHR9 CPSL C CLEAR CARRY
LODT, R3 -LENG-LENG LOAD INDEX REGISTER
9989 9544 7591
9981 9546 97F6
9982 9548 9F669F
9983 954B 59
9984 954C CF669F
                              SHR1 LOOP, RO EMPR-256+LENG-LENG, R3 FETCH BYTE OF EXTENDED MULTIPLIER RRR, R0 ROTATE RIGHT WITH CARRY
                                      STRA, RØ EMPR-256+LENG+LENG, R3 RESTORE BYTE
BIRR, R3 SHR1 BRANCH IF ALL NOT SHIFTED
9985 954F DB77
9986 9551 F971
                                      RDRR, R1 SHRR
                                                                BRANCH IF 4 BITS NOT SHIFTED
9988 9553 FR49
                                      BDRR, R2 NXDG
                                                                BRANCH IF ALL DIGITS NOT READY
9889
                                                                TEST FOR OVERFLOW; OVERFLOW IF
                                                               TEST FOR OVERFLUM; OVERFLUM IF
(EMPR) OR MS—BYTE MFLR RRE UNEQUAL TO ZERO
LOAD INDEX REGISTER
FETCH BYTE OF EXTENDED MPLR
BRANCH IF NOT ZERO
BRANCH IF ALL BYTES NOT TESTED
0092 0555 0706
0093 0557 0F4705
                                      LODI, R3 LENG+1
                              TOVE LODA, RO EMPR, R3,
0094 055A 9813
0095 055C 5B79
                                      BCFR, Z OVFL
BRNR, R3 TOVF
0096 055E 0704
0097 0560 0F670A
                              LODI, R3 LENG-1
TZER LODA, R0 MPLR, R3
                                                                TEST IF PRODUCT=0; LOAD INDEX.
FETCH BYTE OF PRODUCT
                                                                BRANCH IF NOT ZERO
BRANCH IF ALL BYTES NOT TESTED
0098 0563 9803
                                      BCFR. 7 ASMR
                                      BDRR, R3 TZER
0100 0567 17
                                      RETO, UN
                                                                PRODUCT=8; SIGN REMAINS ZERO.
0102 0568 0C070F
                              ASMB LODA, RØ SIGN
                                                                FETCH PRODUCT SIGN
0103 056B CC070A
                                     STRAJ RØ MPLR
Retgjun
                                                                STORE IN MS-BYTE MPLR
RETURN
0104 056E 17
0105
0106 056F 40
                              OVFL HALT
                                                                ARITHMETIC OVERFLOW
M 07
0108 0000
                                      END
 TOTAL ASSEMBLY ERRORS = 0000
```

Figure 9

Program Title

DECIMAL DIVISION FOR SIGNED INTEGERS (PACKED BCD)

Function

Division of 2 decimal integers in sign-magnitude notation.

Dividend, divisor, quotient, and remainder are of equal length as defined by LENG.

DIVIDEND: DIVISOR → DIVIDEND, REMAINDER

Parameters

Input:

Length of numbers (in bytes) is defined by LENG.

DVDN, DVDN+1, DVDN+2, etc., contain dividend.

DVSR, DVSR+1, DVSR+2, etc., contain divisor.

Output:

DVDN, DVDN+1, DVDN+2, etc., contain quotient.

RMDR, RMDR+1, RMDR+2, etc., contain remainder.


Dividend is destroyed after division.

Overflow is detected.

OPERATION:

Prior to the division, which in itself is an unsigned operation, the signs of the remainder and quotient are determined. Because the division can result in a zero quotient and/or remainder, the possibility of a "minus zero" is excluded by tests. If the divisor is zero, overflow is detected.

Refer to Figures 10 and 11 for flowchart and program listing.




HARDWARE AFFECTED								
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′	
PSU	F	11	SP		•			
PSL	CC X	IDC X	RS	wc X	OVF X	COM	C X	

RAM REQUIRED (BYTES): (3 x LENG) + 4

ROM REQUIRED (BYTES): 144

MAXIMUM SUBROUTINE
NESTING LEVELS: 1

ASSEMBLER/COMPILER USED: TWIN VER 1.0



FIXED POINT DECIMAL ARITHMETIC ROUTINES

2650 MICROPROCESSOR APPLICATIONS MEMO

ROUTINES FOR SIGNED FIXED-POINT ARITHMETIC

As illustrated in Figure 12, the numbers used in these arithmetic routines are in sign-magnitude notation with decimal point indication. The latter gives the number of decimals, and has a minimum of zero and a maximum limit of 15 or the number of digits, whichever is smaller.

The length of the numbers is defined by the number of bytes (including the sign byte) they require. This parameter can be modified by changing the definition of LENG in the source program. Note that for clarity, each routine is written in a "stand-alone" form. If more than one routine is required in a program, considerable savings in the program space required can be realized by breaking out common operations as subroutines.

Program Title

ALIGNMENT SUBROUTINE FOR FIXED-POINT NUMBERS

Function

Aligns a fixed-point number to the decimal point position indicated by the contents of register DPNT. Performs rounding as specified.

Parameters

Input:

RO contains the high address of the oper-

R1 contains the low address of the operand.

DPNT contains the required decimal point.

ROUN contains the rounding constant: (ROUN) = H'00' for no rounding; (ROUN) = H'05' for 5/4 rounding; and (ROUN) = H'09' for round-up.

Prior to entry, WC in PSL must be 1.

Length of operand (in bytes) is defined by LENG.

Output:

Aligned operand; rounded if specified.

Alignment overflow is detected.


Operation:


The results of a fixed-point operation must be aligned to the required number of decimals. By means of this aligning routine, the numbers are shifted left or right, if necessary, until the appropriate decimal point position is obtained. This position must have previously been stored in a register designated DPNT. During left alignment, overflow can occur if a non-zero digit drops out of the most-significant digit position.

During aligning it is also possible to perform rounding of the operand. This is done by adding a rounding digit to the most-significant digit of the decimals which are truncated by the right alignment. This rounding digit must have previously been stored in register ROUN and gives the possibilities listed above. Since rounding

can only be performed during right alignment, the required decimal point position must be less than 15 if rounding is desired. If the aligned result is minus zero, the sign is changed.

Refer to Figures 13 and 14 for flowchart and program listing.





	HAI	RDWAF	RE AFF	ECTED)		-	
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2'	R3′	RAM REQUIRED (BYTES): 4 ROM REQUIRED (BYTES): 120
PSU	F	11	SP					MAXIMUM SUBROUTINE NESTING LEVELS: None
PSL	CC X	IDC X	RS	wc	OVF X	сом	C X	ASSEMBLER/COMPILER USED: TWIN VER 1.0

FIXED-POINT ALIGNMENT SUBROUTINE THIN ASSEMBLER VER 1.0 PAGE 0001 TWIN ASSEMBLER VER 1, 0 PRGE 0002 LINE GOOR OBJECT E SOURCE LINE ADDR OBJECT E SOURCE * PD760088 0057 0468 900408 BCER, 2 OVER BRANCH IE BLIGNMENT OVERFLOW 0058 046B D900 BIRR, R1 \$+2 INCREASE DECIMAL POINT 9993 9994 9995 * FIXED POINT ALIGNMENT SUBROUTINE * SHIFT OPERAND ONE DIGIT LEFT, 0059 EXCEPT MS-BYTE (SIGN+DPNT) CLEAR CARRY 0061 046D 7501 SHLØ CPSL 8886 * DEFINITIONS OF SYMBOLS 0062 046F 0704 0063 0471 0FE442 LODI, R3 LENG-1 SHL1 LODA, R0 *TADR, R3 LOAD INDEX REG 9997 9998 9999 FETCH BYTE OF OPERAND RØ EQU PROCESSOR REGISTERS 9964 9474 D9 9965 9475 CFE442 RRL, RØ STRA, RØ *TADR, R3 ROTATE LEFT WITH CARRY RESTORE 0009 0001 0010 0002 R1 R2 EQU EQU 0066 0478 FB77 0067 047R FR71 0068 047C 185D BDRR, R3 SHL1 BDRR, R2 SHL8 BCTR, UN TDP8 RRANCH IE ALL NOT SHIETED 0011 0003 0012 0008 0013 0001 EQU EQU R3 MC C Z EQ BRANCH IF 4 BITS NOT SHIFTED BRANCH FOR NEXT TEST PSL: 1=WITH, 0=WITHOUT CARRY CARRY/BORROW H'08 H′01° EQU 9969 0014 0000 0015 0000 EQU **0070 047E 99**33 TDP1 BCFR, GT ARDY BRANCH IF DECIMAL POINT IS CORRECT EQUAL 0071 0480 F900 BDRR, R1 \$+2 DECREASE DECIMAL POINT 9916 9991 9917 9992 GT LT UN EQU GREATER THAN 9972 9482 ED9449 9973 9485 9818 COMA, R1 DPNT TEST IF LS-DIGIT IS ROUNDING DIGIT LESS THAN BCFR, EQ SHRO BRANCH IF NOT UNCONDITIONAL 0018 0003 EQU ADD (ROUN) TO ROUNDING-DIGIT: CLEAR CARRY 0075 0487 7501 * PARAMETERS * 0020 LODI, R3 LENG-1 LODA, R0 *TADR, R3 ADDI, R0 H'66' 0076 0489 0704 0077 0488 0FE442 LOND INDEX REGISTER 9921 9822 9995 LENG EQU LENGTH OF OPERAND (BYTES) 5 0078 048F 8466 ADD OFFSET FOR BCD ADD 9679 9499 E794 9689 9492 9883 COMI, R3 LENG-1 BCFR, EQ RND1 BRANCH IF NOT LS-BYTE 9925 0081 0494 8C0441 ADDA, RØ ROUN ADD ROUNDING CONSTANT DECIMAL ADJUST RESULT DPNT RES REQUIRED DECIMAL POINT (0 THROUGH 15) 0082 0497 94 RND1 DAR RØ 8827 8441 ROUN RES ROUNDING CONSTRUCT (R.5 OR 9) 0083 0498 CFE442 STRAJ RØ *TADR, R3 RESTORE RESULT 9828 9442 9829 TADR RES TEMPORARY STORAGE FOR ADDRESS 0084 0498 FB6E 0085 0490 1802 BORR, R3 RND6 BCTR, UN SHR1 BRANCH IF ALL BYTES NOT READY BRANCH TO RIGHT-SHIFT OPERAND 0030 0444 ORG H14591 START OF SUBROUTINE SHIFT OPERAND ONE DIGIT RIGHT. 0031 0087 EXCEPT MS-BYTE (SIGN+DPNT) 9972 * OPERAND IS ALIGNED TO DECIMAL POINT POSITION AS 9888 949F 7591 9889 94R1 9799 9899 94R3 9FR442 SHR0 CPSL C SHR1 LODI, R3 0 OLEAR CARRY CLEAR INDEX INDICATED BY REGISTER DPNT. ROUNDING IS PERFORMED UNDER FOLLOWING CONDITIONS: 0034 SHR2 LODG, R9 *TADR, R3, + FETCH BYTE OF OPERAND (ROUN) CONTAINS H'88' FOR NO ROUNDING (ROUN) CONTAINS H'85' FOR 5/4 ROUNDING 0091 04R6 50 0092 04R7 CFE442 RRR R0 ROTATE RIGHT STRA, R0 *TADR, R3 RESTORE BYTE ROTATE RIGHT WITH CARRY 0036 (ROUN) CONTRINS H'89' FOR ROUND-UP (DPNT) MUST BE < 15 IF ROUNDING IS REQUIRED. **00**37 0093 04RR E704 0094 04RC 9875 COMI, R3 LENG-1 85700 BCFR, EQ SHR2 BDRR, R2 SHR0 BCTR, UN TDP0 BRANCH IF ALL NOT SHIFTED * (OPPLY) PRISE & C. 3 1F ROUNDING 15 REBUIRED. * ALIGNMENT-OVERFLON 15 DETECTED. * PRIOR TO ENTRY: MC IN PSL MUST BE 1. * R8 CONTRINS HIGH-POOR OF OPERAND * R1 CONTRINS LON- ADDR OF OPERAND 0039 0095 04RE FR6F 0096 04B0 1F045B BRANCH IF 4 BITS NOT SHIFTED BRANCH FOR NEXT TEST 9949 9941 9842 0098 04B3 0E8442 ARDY LODA, R2 *TADR FETCH MS-BYTE OF OPERAND 9943 9944 9945 DPNT CONTAINS DECIMAL POINT ROUN CONTAINS ROUNDING CONSTANT REMOVE DECIMAL POINT, KEEP SIGN LOAD INDEX REGISTER FOR ZERO TEST 0099 04B6 46F0 ANDI. R2 H/FR/ 0100 04B8 0704 0101 04BR 0FE442 LODI, R3 LENG-1 TZER LODA, RØ *TADR, R3 BCFR, Z NZER BDRR, R3 TZER FETCH BYTE OF ALIGNED OPERAND 9046 9450 CC9442 9047 9453 CD9443 9048 9456 908442 ALGN STRA, RØ TADR STRA, R1 TADR+1 SAVE HI-ADDRESS OF OPERAND 0102 04BD 9803 Branch if Non-Zero Branch if all bytes not ready SAVE LO-ADDRESS OF OPERAND FETCH MS-BYTE OF OPERAND 0103 04BF FB79 LODA, R1 *TADE 0104 04C1 C2 STR7 ZERO RESULT; CLEAR SIGN REMOVE SIGN, KEEP DECIMAL POINT LOAD LOOP COUNTER 0849 0459 450F ANDI, R1 H'OF FETCH SIGN ASSEMBLE SIGN AND DECIMAL POINT 0105 04C2 02 0106 04C3 61 NZER LODZ R2 R1 9959 945R 9694 TDP9 L001, R2 4 10RZ COMPARE ACTUAL DECIMAL POINT WITH REQUIRED DECIMAL POINT. STORE IN MS-BYTE OF OPERAND RETURN 0051 045D ED0440 COMP. R1 DPNT 0107 04C4 CC8442 STRR. RØ *TADR 9952 9198 94C7 17 RETC, UN 0053 0460 9R1C BCFR, LT TDP1 BRANCH IF EQUAL OR TOO BIG 0054 0462 20 EORZ R8 (LODA, R8 *TADR, R8, + CLEAR RO ALTONMENT OVERELOW 8118 84CS 48 OVER HOLT + FETCH MS-DIGITS OF OPERAND CLEAR LS-DIGIT (TEST MSD = 0) 0055 0463 0CA442 0111 0112 0000 9956 9466 44F9 ANDI, RE H'FE' TOTAL ASSEMBLY ERRORS = 0000

FIXED POINT DECIMAL ARITHMETIC ROUTINES

2650 MICROPROCESSOR APPLICATIONS MEMO

Program Title

FIXED-POINT ADDITION/SUBTRACTION OF SIGNED, PACKED BCD NUMBERS

Function

Addition/subtraction of 2 decimal fixed-point numbers.

Operands and result are of equal length as defined by LENG.

OPERAND1 +/- OPERAND2 → OPERAND2

Parameters

Input

Length of numbers (in bytes) defined by LENG.

OPR1, OPR1+1, OPR1+2, etc. contain augend or subtrahend.

OPR2, OPR2+1, OPR2+2, etc., contain addend or minuend.

In the alignment subroutine, the decimalpoint position is in DPNT and the rounding constant is in ROUN.

Output:

OPR2, OPR2+1, OPR2+2, etc., contain sum or difference.

Result and operand1 are aligned (and rounded if specified).

Overflow is detected.


Special Requirements

Software: Fixed-point alignment subroutine ALGN.

Operation

Subtraction is performed by changing the sign of the second operand before entering the (signed) addition routine. Prior to the addition/subtraction of the magnitudes of the operands, both operands are aligned (and rounded if programmed), the sign of the result is determined and, in the event the operands have opposite signs, the subtrahend and minuend are designated.

Refer to Figures 15 and 16 for flowchart and program listing.



	HAI	RDWAF	RE AFF	ECTE)			
	R0	R1	R2	R3	R1′	R2'	R3'	RAM REQUIRED (BYTES): 2 x LENG
REGISTERS	X	X	X	X		''-		ROM REQUIRED (BYTES): 151
PSU	F	11	SP					MAXIMUM SUBROUTINE NESTING LEVELS:1
PSL	CC X	IDC X	RS	wc X	OVF X	COM	C	ASSEMBLER/COMPILER USED: TWIN VER 1.0

FIXED-POINT DECIMAL ADDITION/SUBTRACTION FOR SIGNED, PACKED BCD NUMBERS THIN ASSEMBLER VER 1.0 PAGE 0001 LINE ADDR OBJECT E SOURCE * P0760082 9976 951R 9C9795 FXSU LODA, RØ OPR2 FETCH SIGN OF OPERAND2 9992 9993 0077 051E 24F0 0078 0520 CC0705 EORI, RØ H'FØ' * FIXED-POINT DECIMAL ADDITION/SUBTRACTION * STRA, RA OPR2 RESTORE STON OF OPERANDS 9979 9989 9984 9985 9996 9997 9988 9999 9919 * FOR STONED, PRICKED BOD NUMBERS * OPERATION: OPERAND1 +/- OPERAND2 --> OPERAND2 * FIXED-POINT ADDITION * IS IN: OPR1, OPR1+1, OPR1+2, ETC. IS IN: OPR2, OPR2+1, OPR2+2, ETC. * OPERAND2 9883 9884 9523 7798 * SUM/DIFFERENCE IS IN: OPR2, OPR2+1, OPR2+2, ETC * OPERAND2 IS DESTROYED AFTER ADD/SUBTRACT. OPERATIONS WITH CARRY, LOGICAL COMPARE 9085 9525 9497 9086 9527 9589 9087 9529 3F9459 LODI, RØ (OPR1 LODI, R1 >OPR1 HIGH-ADDRESS OPR1 TO RO 9911 9912 * OPR1, OPR2 ARE MOST-SIGNIFICANT BYTES. * LENGTH OF NUMBERS (IN BYTES) IS DEFINED BY: LENG. LOW- ADDRESS OPR1 TO R1 BSTA, UN ALGN ALIGN OPERANDS. **REMOTE OF NUMBERS CAN STATE TO SET THE DOT. LEMA. **RELOWER PRINCE: I CLENG < 255. **NUMBERS ARE IN SIGN-MAGNITUDE NOTATION. **HE-SYTE HOLDS SIGN AND DECIMAL POINT INFORMATION: **SIGN IS IN MS 4 BITS: H'8" IS + H'F" IS **DECIMAL POINT IS IN LS 4 BITS: BIMARY CODED. LODI, R9 (OPR2 LODI, R1 >OPR2 HIGH-ADDRESS OPR2 TO RE LON- ADDRESS OPR2 TO RE 9988 952C 9497 9689 952E 9595 9699 9530 3F9459 9915 9916 9917 ALIGN OPERAND2 FETCH SIGN OPERAND2 RSTALIN ALGN 9991 9533 9C9795 LODA, RO OPR2 0092 0536 C1 STRZ R1 ANDI, R0 H'0F' STRA, R0 OPR2 STR7 R1 SAVE IN R1 9918 9919 RANGE (0 THRU 15) EQUALS NUMBER OF DECIMALS 9993 9537 449F 9094 9539 CC0795 REMOVE SIGN SET SIGN OF RESULT TO + 0020 * DEFINITIONS OF SYMBOLS: 9995 953C 91 LODZ R1 BCFR, N LBL0 FETCH SIGN OPERAND2 BRANCH IF OPR2 NOT NEGATIVE 9996 953D 9R21 9897 953F 9C9799 PROCESSOR REGISTERS 9822 9886 R8 R1 R2 R3 MC COM EQU FETCH SIGN OPERAND1 BRANCH IF OPR1 NOT NEGATIVE LODA, RO OPR1 9824 9882 9825 9883 EQU EQU 0099 0544 3F0512 BSTA, UN SSGN SET NEGATIVE SIGN RESULT 9926 9998 9927 9982 EQU H'08' H'02' 1=WITH, 0=WITHOUT CARRY 1=LOGIC, 0=ARITH COMPARE 9828 9981 9829 9888 EQU H'91' CARRY/BORROW C Z N EQ GT LT UN EQU EQU TWIN ASSEMBLER VER 1.0 PAGE 9993 9939 9992 9931 9999 NEGATIVE EQU EQU LINE ADDR OBJECT E SOURCE GREATER THAN 0032 0001 9933 9982 9834 9983 EQU EQU LESS THAN UNCONDITIONAL 0101 (OPR1) + (OPR2) --> OPR2 CPSL C LODI,R3 LENG-1 CLEAR CARRY LOAD INDEX REGISTER 0102 0547 7501 ADD CPSL 0103 0549 0704 0035 0036 LODI, R1 0 ADDO LODA, R0 OPR1, R3 CLEAR INTERBYTE CHRRY FETCH BYTE OF OPERAND1 0104 054R 0500 * PARAMETERS * 0105 054D 0F6700 9937 9938 9459 9939 9995 ADDRESS OF ALIGNMENT SUBROUTINE LENGTH OF OPERANDS (IN BYTES) 0196 0550 8466 0197 0552 51 0198 0553 8F6705 ADDI, R9 H'66' ADD OFFSET FOR BCD ADD INTERBYTE CARRY TO CARRY ADD BYTE OF OPERAND2 LENG EQU ADDA, RØ OPR2, R3 0109 0556 94 0110 0557 CF6705 DAR, RØ STRA, RØ OPR2, R3 9941 9999 DECIMAL ADJUST RESULT ORG H1799 STORE RESULTING BYTE RRL, R1 BDRR, R3 ADD0 OPR1 RES OPERAND: 9111 9558 DI CHRRY (=INTERBYTE CARRY) TO RS. CLEAR CARRY BRANCH IF NOT READY 9844 9795 OPR2 RES LENG OPERAND2/RESULT 0113 055D 9838 BCFR, Z OVFL BRANCH IF INTERBYTE CARRY = 1 0114 055F 17 RETC, UN 8116 8568 BC8788 LBL0 LODA, R0 OPR1 FETCH SIGN OF OPERAND1 BRANCH IF OPR1 NOT NEGATIVE 0117 0563 9862 0118 0565 3F0500 BCFR, N ADD COMPARE OPRI WITH OPRI BSTR, UN CO12 THIN ASSEMBLER VER 1.0 PAGE 0002 (MAGNITUDES ONLY). 0120 0568 991C BCFR. GT LBL3 BRANCH IF OPR1 (OR = OPR2 LINE ADDR OBJECT E SOURCE 0121 056A 3F0512 BSTA, UN SSGN SET NEGATIVE SIGN OF RESULT 9947 9798 9948 9949 9959 9951 9952 9599 9599 (OPR1) - (OPR2) --> OPR2 9123 0124 056D 0704 0125 056F 7701 LBL1 LODI, R3 LENG-1 LOAD INDEX REGISTER PPSL C SU12 LODA, RO OPR1, R3 * SUBROUTINE TO COMPARE OPERANDS WITH OPERANDS (UPDATE CC) * CLEAR BORRON 0126 0571 0F6706 FETCH BYTE OF OPERAND1 CLEAR R1; MS-BITS ARE USED CO12 LODI, R1 0 0127 0574 AF6705 SUBA, RO OPR2, R3 SUBTRACT BYTE OF OPERAND2 TO SAVE CC INFORMATION LOAD INDEX REGISTER FETCH BYTE OF OPERAND1 0128 0577 94 0129 0578 CF6705 DAR, RØ STRA, RØ OPR2, R3 DECIMAL ADJUST RESULT STORE RESULTING BYTE IN OPR2 9854 8582 8784 LODI, R3 LENG-1 COMO LODA, RO OPRIL R3 COMA, RO OPRIL R3 9955 9594 9F6799 0130 0578 FR74 BDRR, R3 SU12 BRANCH IF NOT READY 9956 9597 EF6795 9957 9599 1892 COMPARE WITH BYTE OF OPERAND2 BRANCH IF EQUAL 0131 057D 17 RETC, UN BCTR, EQ COM1 M132 PSL TO RO SAVE PSL IN R1 LBL2 BSTR, UN CO12 9958 959C 13 SPSI 0133 057E 3F0500 STRZ 0059 v500 C1 0134 (MAGNITUDES ONLY) COM1 BORR R3 COM6 BRANCH IF ALL BYTES NOT TESTED BRANCH IF OPR1 > OR = OPR2 SET NEGATIVE SIGN OF RESULT 9969 959E FB74 0135 0581 9868 BCFR, LT LBL1 LUUZ R1 RETC: UN 0061 0510 01 UPDATE CC WITH STATUS COMPARE 0136 0583 3F0512 BSTA, UN SEGN 0062 0511 17 0137 (OPR2) - (OPR1) --> OPR2 LOAD INDEX REGISTER 0139 0586 0704 LBL3 LODI, R3 LENG-1 9965 9966 9967 9512 909795 0140 0588 7701 0141 058A 0F6705 PPSL C SU21 LODA, RØ OPR2, R3 CLEAR BORROW FETCH BYTE OF OPERAND2 * SUBROUTINE TO SET SIGN OF RESULT TO NEGATIVE * FETCH SIGN OF RESULT SSGN LODA, RØ OPR2 9142 9580 RF6799 SUBA, RO OPR1, R3 SUBTRACT BYTE OF OPERANDS 9968 9515 64F9 9969 9517 CC9795 IORI, RØ H'FØ' STRA, RØ OPR2 SET NEGATIVE SIGN DECIMAL ADJUST RESULT STRB. RB OPR2. R3 8144 R591 CE67R5 STORE RESULTING BYTE 9979 951A 17 9971 9972 RETURN 0145 0594 FB74 BDRR, R3 SU21 BRANCH IF NOT READY 0146 0596 17 RETC, UN * FIXED-POINT SUBTRACTION > 0148 0597 40 OVFL HALT ARITHMETIC OVERFLOW 9974 TOTAL ASSEMBLY ERRORS = 9989 Figure 16

Program Title

FIXED-POINT DECIMAL MULTIPLICA-TION FOR SIGNED, PACKED BCD NUM-BERS

Function

Multiplication of 2 decimal fixed-point numbers.

Multiplicand, multiplier, and product are of equal length as defined by LENG.

MULTIPLICAND x MULTIPLIER → MULTIPLIER

Parameters

Input:

Length of numbers (in bytes) is defined by LENG.

MPLC, MPLC+1, MPLC+2, etc., contain multiplicand.

MPLR, MPLR+1, MPLR+2, etc., contain multiplier.

Output:

MPLR, MPLR+1, MPLR+2, etc., contain product.

Multiplier is destroyed after multiplication.

Overflow is detected.


Special Requirements

Software: Fixed-point alignment subroutine ALGN

Operation

Prior to the multiplication algorithm (which is an unsigned operation), the product sign is determined. The product is formed in a double-length register and is right aligned until the decimal point is 15 or less; this is required due to the fixed-point format. Then the product length is reduced to the single-length, fixed-point format; if this is not possible, overflow is detected. A "minus zero" product result is excluded by means of a test during aligning.

Refer to Figures 17 and 18 for flowchart and program listing.



HARDWARE AFFECTED							
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′
PSU	F	II	SP				
PSL	cc x	IDC X	RS	wc X	OVF X	COM	C X

RAM REQUIRED (BYTES):	(3 X LENG) +4
ROM REQUIRED (BYTES):	144
MAXIMUM SUBROUTINE NESTING LEVELS: 1	
ASSEMBLER/COMPILER USED	D: TWIN VER 1.0

FIXED-POINT DECIMAL MULTIPLICATION FOR SIGNED, PACKED BCD NUMBERS

```
TWIN ASSEMBLER VER 1.0
                                                                                    PAGE 0001
LINE ADDR OBJECT E SOURCE
                                                                                                                                                                                                              FETCH MS-BYTE MULTIPLIER
                                                                                                                                                  0075 0518 0E070A
                                                                                                                                                                                      LODA, R2 MPLR
                             * PD769983
                                                                                                                                                                                     EORZ R2
ANDI, R0 H'F0'
STRA, R0 SIGN
                                                                                                                                                                                                              TAKE EX-OR OF SIGNS
                                                                                                                                                  9976 951B 22
                            * FIXED POINT DECIMAL MULTIPLICATION FOR *
* SIGNED, PACKED-BCD NUMBERS *
                                                                                                                                                                                                              REMOVE NON-SIGN DIGIT
SAVE SIGN
                                                                                                                                                  9978 951E CC979F
                                                                                                                                                                                                              MS-BYTE OF MPLC TO R8
REMOVE SIGN MPLC, KEEP DECIMAL POINT
REMOVE SIGN MPLR, KEEP DECIMAL POINT
9995
9996
                             ************
                                                                                                                                                 0079 0521 01
0080 0522 440F
                                                                                                                                                                                      1.007
                                                                                                                                                                                               R1
                            **OPERATION: MULTIPLIERNO X MULTIPLIER --> MULTIPLIER

** MULTIPLIERNO IS IN: MPLC MPLC+1 MPLC+2. ETC

** MULTIPLIER IS IN: MPLR MPLR+1 MPLR+2. ETC.

** PRODUCT IS IN: MPLR MPLR+1 MPLR+2.
                                                                                                                                                                                      ANDI, RO H'OF
9897
                                                                                                                                                  9981 9524 469F
                                                                                                                                                                                      ANDI, R2 H/8F
9998
9999
                                                                                                                                                                                                              CLEAR CARRY
                                                                                                                                                                                                               RDD DECIMAL POINT POSITIONS
                                                                                                                                                  8883 8528 82
                                                                                                                                                                                      ADDZ
                            * MULTIPLIER IS DESTROYED AFTER MULTIPLICATION
* MPLC, MPLR ARE MOST-SIGNIFICANT BYTES.
                                                                                                                                                                                      STRA, RO TOPT
0010
                                                                                                                                                  0084 0529 CC0712
                                                                                                                                                                                                               SRVE NEW DECIMAL POINT POSITION
0011
                                                                                                                                                  6685
                             * LENGTH OF NUMBERS (IN BYTES) IS DEFINED BY: LENG
9912
                                                                                                                                                  9886 952C 28
                                                                                                                                                                                     FOD7
                                                                                                                                                                                                              CLEAR PR
                               ALLOWED RANGE: 1 < LENG < 65.
REQUIRED NUMBER OF DECIMALS IN PRODUCT MUST BE
9913
9914
                                                                                                                                                 9987 9520 9796
9988 952F CF4795
                                                                                                                                                                                     LODI, R3 LENG+1
                                                                                                                                                                                                              LOAD INDEX REGISTER
                                                                                                                                                                               CLEM STRAJ RO EMPR. R3. - CLEAR MS-BYTE MPLR, ALL EMPR
                              STORED IN LOCATION: DPNT (MRX = 15).
NUMBERS ARE IN SIGN-MAGNITUDE NOTATION.
                                                                                                                                                                                                              BRANCH IF NOT DONE
                                                                                                                                                  0089 0532 5B7B
                                                                                                                                                                                      BRNR, R3 CLEM
0016
                            * MS-BYTE HOLDS SIGN AND DECIMAL POINT INFORMATION:

* SIGN IS IN MS 4 BITS: H'6' IS +, H'F' IS -

* DECIMAL POINT IS IN LS 4 BITS: BINARY CODED,
                                                                                                                                                                              LODI, R2 LENG+LENG NUMBER OF DIGITS TO LOOP COUNTER NXTD LODA, R1 MPLR+LENG-1 FETCH LS-BYTE MULTIPLIER
0017
0018
                                                                                                                                                  0092 0536 00070E
9919
9929
9921
                                                                                                                                                                                     ANDI, R1 H'0F'
BCTR, Z SHRG
                                                                                                                                                                                                              TAKE ONLY LS-DIGIT
BRANCH IF ZERO
                                                                                                                                                  0093 0539 450F
                                        RANGE (0 THRU 15) EQUALS NUMBER OF DECIMALS.
                                                                                                                                                  0094 053B 1826
                                                                                                                                                                                                               ADD MPLC (WITHOUT MS-BYTE) TO EMPR
9922
                            * DEFINITIONS OF SYMBOLS:
9923
9924 9999
                                                                                                                                                                                                               CLEAR CARRY
                                                                                                                                                  9997 953D 7591
                                                                                                                                                                               ADMC CPSL
                                                                                                                                                                                                              LORD INDEX REGISTER
FETCH BYTE OF EXTENDED MULTIPLIER
                                  EQU
                                                            PROCESSOR REGISTERS
                                                                                                                                                  9898 953F 9794
9899 9541 9F6795
                                                                                                                                                                               LODI, R3 LENG-1
ADMØ LODA, RØ EMPR, R3
9925 9991
9926 9992
                                  EQU
EQU
                            R1
R2
R3
HC
                                                                                                                                                  9199 9544 8466
                                                                                                                                                                                      ADDI, RØ H1661
                                                                                                                                                                                                               ADD DEESET
9927 9993
9928 9998
                                   FOIL
                                                                                                                                                                                                               RESTORE INTERMEDIATE SUM
                                                                                                                                                  0101 0546 CF6705
                                                                                                                                                                                      STRAL RO EMPR. R3
                                   EQU
                                              H'08
                                                           PSL: 1=WITH, 0=WITHOUT CARRY
                                                                                                                                                                                                               BRANCH IF ALL BYTES NOT ADDED
LOAD INDEX REGISTER
                                                                                                                                                  0102 0549 FR76
                                                                                                                                                                                      BDRR, R3 ADMO
                                  EQU
EQU
9929 9992
                            COM
                                              H1921
                                                                    1=LOGIC, 0=ARITH COMPARE
                                                                                                                                                  0103 054B 0704
                                                                                                                                                                                      LODI, R3 LENG-1
                                              H'01'
                                                                    CARRY/BORROW
                            C
Z
LT
                                                                                                                                                                                                               FETCH BYTE OF INTERNEDIATE SUM
                                                                                                                                                  0104 0540 0F6705
                                                                                                                                                                               ADM1 LODA, RØ EMPR, R3
0031 0000
                                                                              ZERO
LESS THAN
                                                                                                                                                                                                              ADD BYTE OF MULTIPLICAND
DECIMAL ADJUST RESULT
                                   FOU
                                                            BRENCH COND :
                                                                                                                                                                                      ADDA, RØ MPLC, R3
9932 9992
9933 9993
                                   EQU
                                                                                                                                                  0106 0553 94
                                                                                                                                                                                      DAR, RO
                             UN
                                   EQU
                                                                                UNCONDITIONAL
                                                                                                                                                  0107 0554 CF6705
                                                                                                                                                                                      STRA, RO EMPR, R3
                                                                                                                                                                                                              RESTORE RESULTING BYTE
0034
                             * PARAMETERS *
0035
9836
9837 9458
                             ALGN EQU
                                              H1450
                                                            ADDRESS OF ALIGNMENT SUBROUTINE
0038 0005
                             LENG EQU
                                              5
                                                            LENGTH OF PARAMETERS (BYTES)
0039
9849 9899
9841
9842 9799
                                   ORG
                                              H17991
                            MULTIPLICAND

LENG EXTENDED MULTIPLIER

MPLR RES LENG MULTIPLIER

NOTE: EMPR AND THE MUST BE IN SUCCESSIVE

RPH LOCATIONS FOR DOUBLE-I FAMORY

SIGN RES 1
9943 9795
9944 9799
                                                                                                                                                                                                                                        PAGE 0003
                                                                                                                                                   TWIN ASSEMBLER VER 1, 0
9945
9946
                                                                                                                                                   LINE ADDR OBJECT E SOURCE
                                                           FOR DOUBLE-LENGTH SHIFT.
                                                                                                                                                   0108 0557 FB74
0109 0559 0C0705
0110 055C 8400
0111 055E CC0705
                                                                                                                                                                                      BDRR, R3 ADM1
LODA, R0 EMPR
ADDI, R0 0
STRA, R0 EMPR
9947 979F
                                              1 2
                                                                                                                                                                                                               BRANCH IF NOT READY
FETCH MS-BYTE EXTENDED MULTIPLIER
                             TEMP RES
                                                            TEMPORARY STORAGE FOR ADDRESS
                                                            TEMPORARY STORAGE FOR DECIMAL POINT
0049 0712
                             TOPT RES
                                                                                                                                                                                                               ADD CARRY
RESTORE
9959
9951 9713
                                                                                                                                                                               BDRR, R1 ADMC
SHRG BSTA, UN SHEM
                                                                                                                                                                                                               DECREMENT DIGIT, BRANCH IF NOT 0
SHIFT EMPR AND MPLR RIGHT ONE DIGIT POSITION
                                                                                                                                                   0112 0561 F95A
                                   ORG
                                              H1500
                                                                                                                                                   0113 0563 3F0500
                                                                                                                                                   0114 0566 FR4E
                                                                                                                                                                                      BDRR, R2 NXTD
                                                                                                                                                                                                               BRANCH IF MULTIPLICATION NOT READY
                                                                                                                                                   0116 0568 0E0712
                                                                                                                                                                                      LODA, R2 TOPT
                                                                                                                                                                                                               DECIMAL POINT TO R2
                                                                                     PAGE 0002
 TWIN ASSEMBLER VER 1.0
                                                                                                                                                                                                               TEST OVERFLOW; LOAD INDEX REGISTER FETCH BYTE OF EMPR OR MS-BYTE
 LINE ADDR OBJECT E SOURCE
                                                                                                                                                   0118 056D 0F4705
                                                                                                                                                                                TOVO LODA, RO EMPR, R3,
                                                                                                                                                                                                               OF MPLR TO TEST FOR ZERO.
BRANCH IF NOT ZERO
BRANCH IF ALL NOT TESTED
                                                                                                                                                                                      BCFR, Z SHFP
BRNR, R3 TOVO
                                                                                                                                                   0120 0570 9814
0121 0572 5B79
 9953
                              *************
                             * SUBROUTINE TO SHIFT EMPR AND MPLR ONE DIGIT RIGHT *
 0055
                                                                                                                                                                                                               TEST IF DECIMAL POINT IS < 16
                                                                                                                                                   0123 0574 F610
                                                                                                                                                                                      COMT. R2 16
                              * PRIOR TO ENTRY: WC IN PSL MUST BE 1.
                                                                                                                                                                                      BCFR, LT SHF0
IORA, R2 SIGN
                                                                                                                                                                                                               BRANCH IF TOO BIG
ASSEMBLE SIGN AND DECIMAL POINT
                                                                                                                                                   8124 0576 9R11
0125 0578 6E070F
                                                            LORD LODE COUNTER
 9958 9599 9594
                             SHEM LODT, R1 4
                                                                                                                                                                                ASMB STRAJR2 MPLR
LODIJR8 (MPLR
                                                                                                                                                                                                               STORE IN MS-BYTE MPLR.
HIGH-ORDER ADDRESS MPLR TO RO
                             SHEO LODI, R3 -LENG-LENG LOAD INDEX REGISTER
CPSL C CLEAR CARRY
                                                                                                                                                   0126 057B CE070A
 9959 9592 97F6
 9969 9594 7591
9961 9596 9F669F
                                                                                                                                                   0127 057E 0407
                                                                                                                                                                                                               LON- ORDER ADDRESS MPLR TO R1
ALIGN PRODUCT; SET + SIGN IF
PRODUCT IS ZERO.
                             SHE1 LODA, RØ EMPR-256+LENG+LENG, R3 FETCH BYTE RRR, RØ ROTATE RIGHT
                                                                                                                                                   0128 0580 050A
                                                                                                                                                                                      LODI, R1 >MPLR
                                                                                                                                                   0129 0582 3F0450
 8862 8589 58
                                     STRR, RØ EMPR-256+LENG+LENG, R3 RESTORE BYTE
BIRR, R3 SHE1 BRRNCH IF ALL NOT SHIFTED
 9963 959R CF669F
                                                                                                                                                   0130
                                                                                                                                                   0131 0585 17
                                                                                                                                                                                      RETC, UN
 9964 9560 DB77
                                     BORR, R1 SHE6 1 BRANCH IF 4 BITS NOT SHIFTED RETC, UN RETURN
 0065 050F F971
0066 0511 17
                                                                                                                                                   0132
                                                                                                                                                                                                               UPDATE CC FOR NUMBER OF DECIMALS
BRANCH IF ZERO. OVERFLON
DECREASE DECIMAL POINT
                                                                                                                                                   9133 9586 92
                                                                                                                                                                                SHEP LODZ
                                                                                                                                                   0134 0587 1807
                                                                                                                                                                                SHER BORR, R2 $+2
                                                                                                                                                   0175 0589 FB00
 6668
                                                                                                                                                                                                               SHIFT EMPR + MPLR RIGHT
BRANCH FOR OVERFLON TEST
                              * FIXED POINT MULTIPLICATION *
                                                                                                                                                   0136 058B 3F0500
                                                                                                                                                   0137 058E 185B
                                                                                                                                                                                       BCTR, UN TOVE
                                                                                                                                                   0138
                                                                                                                                                                                OVFL HALT
                                                                                                                                                                                                               ARITHMETIC OVERFLOW
                              FXMP PPSL
                                               MC+COM
                                                             OPERATIONS WITH-CARRY, LOGICAL COMPARE
                                                                                                                                                   0139 0590 48
                                                             FETCH MS-BYTE MULTIPLICAND
  9973 9514 909799
                                     LODA, R1 MPLC
                                                                                                                                                   0141 0000
                                                                                                                                                                                       END
  0074 0517 01
                                     LODZ
                                              R1
                                                             SAVE IN RO
                                                                                                                                                    TOTAL ASSEMBLY ERRORS = 8888
```

FIXED POINT DECIMAL ARITHMETIC ROUTINES

2650 MICROPROCESSOR APPLICATIONS MEMO

Program Title

FIXED-POINT DECIMAL DIVISION FOR SIGNED, PACKED BCD NUMBERS

Function

Division of 2 decimal numbers (fixed point).

Dividend, divisor, and quotient are of equal length as defined by LENG.

DIVIDEND : DIVISOR → DIVIDEND.

Parameters

Input:

Length of numbers (in bytes) is defined by LENG.

DVDN, DVDN+1, DVDN+2, etc., contain dividend.

DVSR, DVSR+1, DVSR+2, etc., contain divisor.

Output:

DVDN, DVDN+1, DVDN+2, etc., contain quotient.

Dividend is destroyed after division.

Overflow is detected.


Special Requirements

Software: Fixed-point alignment subroutine ALGN.

Operation


Prior to the division algorithm (which is an unsigned operation), the sign of the quotient is determined. To obtain maximum precision, the division procedure is continued until either a non-zero most-significant digit is detected or the maximum allowed decimal point position is reached. Then the resulting quotient is aligned with a minus zero result suppressed. Overflow is detected if the divisor is zero.

Refer to Figures 19 and 20 for flowchart and program listing.



	HAF	RDWAF	RE AFF	ECTED)			
REGISTERS	R0 X	R1 X	R2 X	R3 X	R1′	R2′	R3′	RAM REQUIRED (BYTES): (3 x LENG) +5 ROM REQUIRED (BYTES): 166
PSU	F	II	SP					MAXIMUM SUBROUTINE NESTING LEVELS: 1
PSI.	ec X	inc X	98	wc X	OVF X	СОМ	C X	ASSEMBLER/COMPILER USED: TWIN VER 1.0

FIXED-POINT DECIMAL DIVISION FOR SIGNED, PACKED BCD NUMBERS PAGE 9991 TWIN ASSEMBLER VER 1.0 LINE ADDR OBJECT E SOURCE * PD760081 0001 0002 0003 0004 0005 9977 9528 CC979A STRA, RO DVSR CLEAR MS-BYTE DIVISOR 0978 052B 0796 0079 052D CF4700 LODI, R3 LENG+1 LORD INDEX REGISTER CLRM STRA, R8 RMDR, R3, - CLEAR REMAINDER AND SIGN DVDN 9989 9539 5B7B BRNR, R3 CLRM BRANCH IF NOT DONE 9996 9997 9998 9982 9532 969A LODI, R2 LENG+LENG NUMBER OF DIGITS TO LOOP COUNTER SHIFT RMDR/DVDN 4 BITS LEFT 0084 9985 9986 9534 9594 INSERTING ZEROES IN LS-BITS LOAD BIT COUNTER * DIVIDEND IS DESTROYED AFTER DIVISION. * DVON AND DVSR ARE MOST-SIGNIFICANT BYTES. SHFL LODI, R1 4 0011 9987 9536 7591 SHF0 CPSL CLEAR CARRY 9912 9913 * LENGTH OF NUMBERS (IN BYTES) IS DEFINED BY: LENG * ALLOWED RANGE: 1 < LENG < 65. LODI, R3 LENG+LENG LOAD INDEX REGISTER SHF1 LOOR, R6 RMDR, R3, - FETCH BYTE OF RMDR/DVDN 9988 9538 979A 9989 953A 9F4799 * NUMBERS ARE IN SIGN-MAGNITUDE NOTATION. * MS-BYTE HOLDS SIGN AND DECIMAL POINT INFORMATION 8898 853D D8 8891 853E CF6788 ROTATE LEFT WITH CARRY RESTORE SHIFTED BYTE RRL, RØ STRAJ RO RMDRJ R3 9916 9917 9918 SIGN IS IN MS 4 BITS: H'0' IS +, H'F' IS -DECIMAL POINT IS IN LS 4 BITS: BINARY CODED 0092 0541 5877 BRNR, R3 SHF1 BDRR, R1 SHF0 BRANCH IF ALL NOT SHIFTED BRANCH IF 4 BITS NOT SHIFTED 0093 0543 F971 RANGE (0 THRU 15) EQUALS NUMBER OF DECIMALS 0094 COMPARE RHOR AND DVSR TO TEST IF SUBTRACTION IS POSSIBLE. CLEAR R1: MS-BIT OF R1 BECOMES 1 FOR RHOR < DVSR. * DEFINITIONS OF SYMBOLS 9929 9996 9821 9822 9898 9823 9891 9545 9599 COMP LODI, R1 0 EQU EQU PROCESSOR REGISTERS R1 9924 9992 9925 9993 R2 R3 HC COM EQU EQU H/88* H/82* 1=WITH, 0=WITHOUT CARRY 1=LOGIC, 0=ARITH.COMPARE 9926 9998 0027 0002 TWIN ASSEMBLER VER 1.0 PROF MARS 0028 0001 FOL H/91 CHRRY/BORROW 0029 0006 LINE ADDR OBJECT E SOURCE 0030 0001 EQU POSITIVE 0031 0002 N EQ NEGATIVE 0100 0547 0705 0101 0549 0F4700 0102 054C EF670A 0103 054F 1802 LODI, R3 LENG COM0 LODA, R0 RMDR, R3, -COM0, R0 DYSR, R3 BCTR, EQ COM1 LORD INDEX REGISTER FETCH BYTE OF REMAINDER COMPARE WITH BYTE OF DIVISOR BRANCH IF EQUAL 0032 0000 EQU EQUAL 0033 0002 LT FOH LESS THAN UN UNCONDITIONAL **0034 000**3 EQU. PSL TO RØ SRVE PSL IN R1 9935 0104-0551-13 SPSI 0105 0552 C1 STRZ **00**36 * PARAMETERS * COM1 BRNR, R3 COM6 LODZ R1 BRANCH IF ALL BYTES NOT TESTED FETCH STATUS OF COMPARISON BRANCH IF RMDR < DYSR 9937 0106 0553 5874 0107 0555 01 ADDRESS OF ALIGNMENT SUBROUTINE LENGTH OF OPERANDS (IN BYTES) 0038 0456 0108 0556 1A1A BCTR. LT NXDG **8839 8885** LENG EQU 0109 SUBTRACT DIVISOR FROM REMAINDER CLEAR BORROW H1700 9941 9999 9942 ORG 0111 0558 7701 **PPSL** LOAD INDEX REGISTER FETCH BYTE OF REMAINDER SUBTRACT BYTE OF DIVISOR 0112 055A 0705 0113 055C 0F4700 LODI, R3 LENG SURD LODA, R0 RMDR, R3, RMDR RES 0044 0705 DYDN RES LENG DIVIDEND * NOTE: RMDR AND DVDN * RAM LOCATIONS, MUST BE IN SUCCESSIVE BECRUSE OF DOUBLE-LENGTH SHIFT. 8845 0114 055F AF670A SUBA, RO DVSR, R3 0115 0562 94 0116 0563 CF6700 DECIMAL ADJUST RESULT RESTORE IN REMAINDER 0046 STRAJ RO RMDR, R3 9947 978A DVSR RES LENG DIVISOR TEMP RES 0117 0566 5874 BRNR, R3 SURD BRANCH IF NOT READY TEMPORARY STORAGE FOR ADDRESS QUOTIENT SIGN QUOTIENT DECIMAL POINT TEMPORARY STORAGE 0118 8649 8711 OSON RES LODA, RO DYDN+LENG-1 FETCH LS-BYTE QUOTIENT 0119 0568 000709 0120 056B D800 0121 056D CC0709 BIRR, R0 \$+2 INCREASE R0 STRA, R0 DVDN+LENG-1 RESTORE INCREMENTED QUOTIENT 0051 0713 SAVE RES 0122 0570 1B53 0123 BCTR, UN COMP BRANCH FOR NEXT COMPARISON NXDG BDRR, R2 SHFL EORZ R0 LODA, R0 DVDN, R0, 0124 0572 F040 BRANCH IE DIVISION NOT READY 0125 0574 20 0126 0575 0C2705 CLEAR INDEX REGISTER FETCH MS-DIGITS QUOTIENT ANDI, RO H'FO BCFR, Z TODP TAKE MSD ONLY BRANCH IF MSD NOT ZERO 0127 0578 44F0 0128 057R 9811 PRGE 0002 THIN ASSEMBLER VER 1 A 0129 057C 0E0712 L008, R2 90PT FETCH DECIMAL POINT QUOTIENT LINE ADDR OBJECT E SOURCE 0130 057F E60F COMI, R2 15 0131 0581 980F BCFR, EQ ASQU BRANCH IF DECIMAL POINT=MAX 0132 0583 DA00 IDPT BIRR, R2 \$+2 INCREASE DECIMAL POINT QUOTIENT 0054 0714 ORG H1500 0133 0585 CE0712 STRAJR2 ODPT RESTORE LOAD LOOP COUNTER 9856 9599 779B FXDI -PPSL WC+COM+C OPERATIONS WITH CARRY, L001, R2 1 LOGICAL COMPARISON, CLEAR BORROW LOAD INDEX REGISTER FOR ZERO TEST FETCH BYTE OF DIVISOR 0135 058A 1F0534 BCTR, UN SHELL BRANCH FOR NEXT DIVIDE LOOP LODI, R3 LENG-1 0058 0502 0704 **01**36 FETCH DECIMAL POINT QUOTIENT 9959 9594 9F679A 9969 9597 9885 9961 9599 FB79 0137 058D 0E0712 TODP LODG, R2 ODPT TZER LODA, RØ DVSR, R3 BCFR, Z NZER BDRR, R3 TZER BRANCH IF NON-ZERO BRANCH IF ALL BYTES NOT RDY 0138 0590 1A15 0139 0592 6E0711 BCTR, N OYF1 ASQU IORA, R2 QSGN BRANCH IF NEGATIVE ASSEMBLE SIGN+DECIMAL POINT QUOTIENT 9962 9598 1095A6 9963 959E 909795 BCTA, Z OVF0 NZER LODA, RO DVDN BRANCH IF ZERO 0140 0595 CE0705 STRALR2 DVDN STORE SIGN IN MS-BYTE DVDN FETCH MS-BYTE DIVIDEND LODA, RO SAVE FETCH SIGN+DECIMAL POINT DIVISOR 0141 0598 000713 9964 9511 C1 9965 9512 9E9798 STRZ SAVE IN R1 0142 059B CC070A STRAJRO DVSR RESTORE MS-BYTE DIVISOR LODA, RŽ DVSR FETCH MS-BYTE DIVISOR SAVE MS-BYTE DIVISOR LODI, RO KOVON LODI, R1 DOVON HIGH-ADDRESS QUOTIENT TO R8 LOH- ADDRESS QUOTIENT TO R1 0143 059E 0407 0144 05R0 0505 0066 0515 CE0713 STRRJR2 SAVE EORZ R2 ANDIJR0 H1F01 EX-OR SIGN DYDN AND DYSR REMOVE DECIMAL POINT DIGIT SAVE QUOTIENT SIGN 9967 9518 22 9968 9519 44F9 0145 05A2 3F0450 0146 BSTR. UN ALGN ALIGN QUOTIENT; SET + SIGN IF QUOTIENT IS ZERO. RETURN 9147 9585 17 0069 051B CC0711 STRA, RØ QSGN RETO, UN FETCH MS-BYTE DIVIDEND REMOVE SIGN LODZ R1 RNDI, R0 H/0F 0148 0070 051E 01 0071 051F 440F OVERFLON: DIVISION BY ZERO OVER HALT 9149 9596 49 REMOVE SIGN MS-BYTE DIVISOR SUBTRACT DECIMAL POINTS: DVDN - DVSR ANDI, R2 H/0F/ 0150 05A7 40 ARITHMETIC OVERFLOW 0072 0521 460F 8873 8523 B2 SUBZ 0151 STRA RO QOPT 0074 0524 CC0712 SAVE DECIMAL POINT QUOTIENT 0152 0000 END 0 03 301 CLEAR RO 0076 0527 20 EORZ R0 TOTAL ASSEMBLY ERRORS = 0000 16 Figure 20



Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 42 1261.

Austria: OSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.

Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 523 00 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.

 $\textbf{Denmark:} \ MINIWATT\ A/S, Emdrupvej\ 115A, DK-2400\ KOBENHAVN\ NV., Tel.\ (01)\ 69\ 16\ 22.$

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.

Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.

Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 51 21.

India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, JAKARTA, Tel. 44 163.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.

Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.

Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.

Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.

Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 79 33 33.

New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.

Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 15 05 90.

Peru: CADESA, Jr. Ilo, No. 216, Apartado 10132, LIMA, Tel. 27 73 17.

Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.

Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.

Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.

South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.

Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/67 97 80.

Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 22 11.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.

Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active devices & Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200. (Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.

(IC Products) SIGNETICS CORPORATION, 811 East Argues Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.


Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 9 43 21.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 36 05 11.

A3

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher



2650 EVALUATION PRINTED CIRCUIT BOARD LEVEL SYSTEM (PC1001).....SP50



2650 EVALUATION PRINTED CIRCUIT BOARD (PC1001) SP50

APPLICATIONS MEMO

GENERAL

The PC1001 is an evaluation and design tool for the 2650 microprocessor. Each PC1001 board has a 2650 microprocessor, 1k bytes of RAM, 1k bytes of PROM loaded with PIPBUG*, a crystal clock, and sufficient additional logic to allow the user to exercise all aspects of the 2650 microprocessor. There is a serial I/O port on the board that can be used to drive a current loop driven terminal or an RS232 type terminal. The PC1001 provides the system engineer with a very flexible design tool from which he can easily develop a pre-production prototype of his product designed around the 2650 microprocessor.

FEATURES

The PC1001 has many features that make it a valuable design aid. The most noteworthy features are:

- The Signetics 2650 N-MOS, 8-bit microprocessor
- 1k bytes of RAM memory
- 1k bytes of PROM memory
- A 1MHz crystal oscillator
- A serial I/O channel
- Two Non-Extended 8-bit parallel input ports


- Two Non-Extended 8-bit parallel output ports
- Buffered address, data, and control lines for implementing additional 8-bit parallel I/O ports or expanded memory
- Direct Memory Access (DMA) capability, including the memory on the PC1001 board
- Display indicators on the board for the RUN/WAIT, OPREQ, M/\overline{IO} , R/\overline{W} control lines, and the Non-Extended output ports
- Vectored interrupts
- A program debug module (called PIPBUG) written for use with the 2650

*PIPBUG - a program debug module

DESCRIPTION

The PC1001 is configured as a very flexible, general purpose microprocessor board to allow the system designer to easily expand memory, implement input/output functions and execute programs written for the 2650. A functional description of the PC1001 is given in this section. A functional block diagram of the PC1001 is shown in Figure 1.

PC 1001 BLOCK DIAGRAM



CPU

The 2650 is the heart of the PC1001, executing instructions from memory and controlling the I/O functions. The address, data, and control lines of the 2650 are buffered and available at the edge connector of the PC1001. The onboard bus drivers allow the user to build a microprocessor system around the PC1001 without additional buffering. The tri-state function of the 2650 address and data busses is transferred to the buffer gates which drive the lines used by the system designer. The address and data bus buffers are in the tri-state mode whenever the OPREQ line from the 2650 is a logic ZERO.

MEMORY

The 1024 bytes of read only memory are implemented with 82S129 256X4 bipolar PROM's. The PROM's are accessed by addressing the first 1024 bytes of the address space (locations $0_{16}-3\mathrm{FF}_{16}$). The PROM's are mounted in sockets on the PC1001 board and are loaded with the PIPBUG debug program. The sockets on the PC1001 board allow the user to put different 82S129 PROM's in the first 1k bytes of the memory address space when developing a prototype system.

The 1024 bytes of random access memory are implemented with 2606 256X4 MOS RAM's. The RAM's are accessed by addressing the second 1024 bytes of the address space (locations $400_{16} - 7FF_{16}$).

PARALLEL I/O

The buffered address, data, and control lines available to the user of the PC1001 allow any of the 2650 parallel I/O modes to be implemented, or to expand memory beyond the 2k bytes already on the board. The extended I/O instructions provide device select capability for 256 I/O functions by decoding the least significant 8-bits of the address bus (ABUS 0 — ABUS 7). The buffered data bus is a bidirectional tri-state bus so that input devices may use the data bus by driving it with tri-state drivers.

If the Non-Extended I/O instructions are used, two latched output ports and two gated input ports are already provided on the PC1001, and no control line decoding is necessary.

When the 2650 executes memory reference instructions or Non-Extended I/O instructions, the control decode PROM generates the operation acknowledge signal (OPACK) in response to operation request (OPREQ). When the 2650 executes Extended I/O instructions, the selected I/O device must generate OPACK. By requiring the I/O device to return the OPACK signal, the PC1001 gives the user the flexibility of connecting peripheral functions that may require more than one microsecond to respond to an I/O request. If the Extended I/O functions are all faster than one microsecond they will not slow down the 2650, and OPACK may be tied to logic ZERO.

SERIAL I/O

The 2650 is equipped with a SENSE input and a FLAG output. These two functions provide a serial I/O data path directly into the 2650. Part of the PIPBUG PROM program

is dedicated to implementing an asynchronous serial communications port for the PC1001. The program checks the SENSE line for a start bit from the serial device to achieve synchronization. Once a start bit is detected, the 2650 shifts the next eight character bits into register R0. The PC1001 is designed for full duplex serial I/O, and will echo the transmitted character back to the serial device using the FLAG output. The timing loops that determine when to sample a character bit are written for a ten character per second serial data rate (110 baud), but the 2650 is capable of handling much higher serial data rates.

The serial I/O device used with the PC1001 may be a 20 milliamp current loop device, or it may be RS232 compatible (voltage driven). A current loop driver and receiver, and an RS232 driver and receiver are on the PC1001 board. The type of driver and receiver is selected with a wire jumper. If the RS232 driver and receiver is used, external ± 15 volt power supplies are required. If the current loop driver and receiver is used, the PC1001 requires only a single ± 5 volt power supply.

The PIPBUG debug program includes a read paper tape control function. The program sets a bit in the output register of Non-Extended I/O port C (WRTC instruction) to advance the tape reader one character at a time. This function can be used by modifying a standard teletype to include a tape reader control relay and driving it with the TTY TAPE READER OUT SIGNAL.

It should be pointed out that the tape reader control bit and bit 7 of the Non-Extended I/O port (OPC7) are the same and caution should be exercised to avoid a conflict between the two functions.

CLOCK


The clock circuit on the PC1001 is a hybrid circuit crystal oscillator that runs at a frequency of 1.000 MHz. Instruction loops are used to determine bit times and the crystal controlled clock minimizes errors due to changes in the system clock.

The clock input to the 2650 that is driven by the crystal controlled clock (pin 38) is available at the edge connector of PC1001. If the user chooses to drive the PC1001 with an external clock he must first remove the crystal clock circuit. The clock input to the 2650 is fully TTL compatible and requires no special drive circuitry.

DISPLAYS

Minature LED indicator displays are driven by the three basic control lines (OPREQ, M/\overline{IO} , and R/\overline{W}), and the Non-Extended output latches. A logic ONE state on the control lines, or in the output latches, "lights" the corresponding LED. The minature LED's are mounted on the PC1001 board and are shown in Figure 2.

PRINTED CIRCUIT BOARD LAYOUT



DMA

Direct access to memory by an external device (DMA) is easily accomplished with the PC1001. An input to the board is provided for direct memory access and the signal name of that input is $\overline{\text{DMA}}$ (PC1001 pin 14). When $\overline{\text{DMA}}$ is pulled "low" the 2650 finishes executing the current instruction and enters the wait state. To avoid interrupting a memory or I/O transfer in progress the $\overline{\text{DMA}}$ line should not be pulled "low" while OPREQ is "high". When the RUN/WAIT lines goes "low" the external device may drive the address, data, and control lines (except OPREQ, and RUN/WAIT) to accomplish the necessary DMA transfer.

An external operation request line (OPEX) is provided for DMA transfers to the memory on the PC1001 board. Since OPREQ is only driven by the 2650, and is used in the memory select decoders, the user must drive OPEX to access the memory on the PC1001.

Because the DMA function is implemented with the pause feature of the 2650, and since the 2650 is a static device, the length of time that the DMA device may be active for any one transfer is limited only by the other processing responsibilities of the 2650.

INTERRUPTS

The 2650 has a true vectored interrupt system. The user must first drive the interrupt line (INTREQ) on the PC1001, then wait to be acknowledged (INTACK), and finally drive the data bus with a 7-bit signed displacement relative to page zero, location zero. The displacement vector may also indicate indirect addressing, allowing the interrupt service sub-routine to be located anywhere in the 32k-byte address space.

INTERRUPTS (Continued)

The INTREQ line may be driven by several interrupting devices in a "wired OR" configuration. When a priority exists between the various interrupting devices, and to prevent confusion from multiple simultaneous interrupts, the user must arrange the interrupt hardware to resolve priority and simultaneity conflicts.

The PC1001 board comes with PIPBUG stored in the first 1k-bytes of ROM and therefore the user cannot store an interrupt service subroutine or an indirect address in this part of the memory address space. But the interrupt displacement vector may be a negative number referring to the last 64 locations in page zero (1FBF₁₆ to 1FFF₁₆). If an indirect address or interrupt service subroutine is placed in one of the last 64 locations of page zero, the user must also provide external memory at the locations used (the PC1001 has only 2k-bytes of memory on the board).

There is another way to accomplish a "link" to an interrupt service subroutine through the ROM on the PC1001. It is possible that PIPBUG instructions themselves could provide an indirect address to the second 1k-bytes of RAM on the PC1001 board. An example of a very useable indirect address to an interrupt service routine may be found at locations 8_{16} and 9_{16} of PIPBUG. If these locations are used as an indirect address, the program would branch to location 477_{16} where it would expect to find a subroutine to service the active interrupt.

A timing diagram for interrupt processing is shown in Figure 3, as well as the format for the displacement vector.

LOGIC

The logic on the PC1001 board is uncomplicated and very general purpose. It includes:

- 1. 2650 CPU and memory
- 2. Address bus, and data bus drivers and receivers
- 3. Control line drivers and receivers
- 4. Control line decode
- 5. Memory select decode
- 6. Serial I/O transmitter and receiver
- 7. Non-Extended parallel I/O latches and receivers


The PC1001 logic drawing will be referred to during this description and is shown in Figure 4. The integrated circuit numbers used in Figure 4 may be cross-correlated to those used on Figure 2 for locating an integrated circuit on the PC1001 board.

CPU and MEMORY


CPU — The address bus, and the data bus from the 2650 are buffered for easy system expansion. With the exception of the address tri-state control line (\overline{ADREN}) and the data bus tri-state control line (\overline{DBUSEN}), all of the control lines from the 2650 are also buffered. The \overline{ADREN} and \overline{DBUSEN} lines are tied "low" on the PC1001 board, and the tristate function of the address, data, and control lines is fulfilled by the buffers.

The clock input is driven directly from the K1100A clock circuit (IC #27). The clock output is available off-board on PC1001 pin 23 (the signal name is CLOCK). The K1100 clock circuit has a frequency stability of \pm .01% and will drive 10 standard TTL (7400 series) unit loads. The 2650

INTERRUPT TIMING



PC1001 LOGIC DIAGRAM



CPU and MEMORY (Continued)

is the only load the clock must drive on the PC1001, using only 10 μ amps of its drive capability.

Memory — The memories are of two types: 82S129 256X4 PROMs, and 2606 256X4 RAMs. All 16 memory IC's (IC's 2-9, and 11-18) are addressed by the least significant 8-bits of the buffered address bus. The memories drive and receive the data bus through 8T26 tri-state transceivers to prevent an expanded system from presenting too great a capacitive load for the MOS memories.

The PROM memories (IC's 2-5, and IC's 11-14) are plugged into sockets and come programmed with PIPBUG. Any user's program may be stored in these PROM locations if PIPBUG is not required.

When the PC1001 is used to develop programs, and PIPBUG is resident in the first 1k-bytes of memory space, all of the 1k-bytes of RAM memory is available for use except the first 64 bytes (400₁₆ to 43F₁₆). The 64 locations are used by PIPBUG for temporary storage.

ADDRESS AND DATA BUS DRIVERS AND RECEIVERS

The data bus (DBUS0 - DBUS7) is buffered with 8T26 quad tri-state transceivers (IC's 24 and 25). These transceivers are inverting, and therefore the data bus transferred off of the PC1001 board is negative true (DBUS0 - DBUS7). The tri-state transceivers are controlled by RE1 (receiver control) and DE1 (driver control) from the control decode PROM (IC 35). The receiver control RE1 is a negative true signal (active "low") and has the following logic equation:

$$RE1 = OPREQ \bullet R/\overline{W}$$

The driver control DE1 is a positive true signal and has the following logic equation:

DE1 = OPREQ •
$$\overline{R}/W$$

The logic equations reflect the fact that the 2650 drives the external data bus (\overline{DBUSO} - $\overline{DBUS7}$) during all write operations (memory or I/O), and receives the external data bus during all read operations. But, when OPREQ is not a "high" the external data bus transceivers are in the tristate mode.

The memory on the PC1001 board is buffered from the user's data bus (DBUSO - DBUS7) with 8T26 quad tristate transceivers. These transceivers are inverting so that information stored in memory is not complimented relative to the 2650. These transceivers are controlled by RE2 (receiver control) and DE2 (driver control) from the memory select decode logic. The logic for these control lines is shown below IC 20 (IC's 28 and 29) in Figure 4 and they have the following logic equations:

RE2 = MEMSEL • \overline{R}/W DE1 = MEMSEL • R/\overline{W} The RE2 control line is a negative true signal and is active when the memory on the PC1001 is selected to be written into. The DE1 control line is positive true and active when the memory on the PC1001 is selected to be read from.

The address bus is buffered with 8T97 tri-state buffers (IC's 21, 22, and 31). These buffers are in the tri-state mode whenever OPREQ is inactive.

CONTROL LINE DRIVERS AND RECEIVERS

The two control lines OPREQ and RUN/WAIT are buffered with 8T97 tri-state buffers (IC 32), but are never placed in the tri-state mode.

The control lines INTACK, WRP, \overline{R}/W , and M/ $\overline{I}O$ are also driven by 8T97 tri-state buffers (IC 32), and are switched to the tri-state mode when the \overline{DMA} line is pulled "low". The pause input to the 2650 may be activated by driving the \overline{DMA} line (PC1001 pin 14) or the \overline{PAUSE} line (PC1001 pin 27) "low".

The interrupt request line and the reset line to the 2650 are buffered by TTL AND gates (IC 33). The reset switch on the PC1001 (upper left corner of Figure 2) is "wire ORed" with the RESET line to the PC1001 board (PC1001 pin 25).

The operation acknowledge line to the 2650 (\overline{OPACK}) is buffered with a TTL AND gate (IC 33), and has as its inputs an external acknowledge (\overline{OPACK} , PC1001 pin 22) and an internal acknowledge (OPK). The internal acknowledge is generated for all memory access cycles and Non-Extended I/O cycles initiated by the 2650. For Extended I/O cycles the external device must generate the external operation acknowledge (\overline{OPACK}).

CONTROL LINE DECODE

A control line decoder is implemented with a 32X8 PROM (82S123) to generate secondary control lines used by the logic supporting the 2650. The primary control lines from the 2650 (\overline{R}/W , OPREQ, $M/\overline{10}$ E/ \overline{NE} , and D/ \overline{C}) are used to address the PROM, and each address represents one combination of the primary control lines. Stored at each memory location are eight bits, each one of which represents the logical state of a secondary control line. There are five address inputs to the PROM, and the 32 (25) possible addresses exhaust all of the logical combination of the primary control lines. The secondary control lines, their logic equations, and their functions are given in Table 1. Table 2 shows the contents of each of the 32 locations of the PROM. The control line decode PROM is shown in Figure 4 (IC 35).

MEMORY SELECT DECODE

The memory select decode logic is shown in Figure 4 (IC's 19, 20, 28, 29, 30 and 34). The 2k-bytes of memory are implemented with 256X4 bit memory chips. The memory chips are arranged into eight 256-byte sections.

The ninth, tenth, and eleventh bits of the address bus (ABUS8-ABUS10) are decoded to select one of the eight 256-byte sections of memory. The one-of-eight decoder (IC 20) is enabled by MEMSEL, which has the following logic equations:

MEMSEL = (OPREQ + OPEX)

• M/IO • ABUS11 • ABUS12 • ABUS13 • ABUS14

The MEMSEL line is also used to enable the 8T26 quad tri-state transceivers that buffer the memory on the PC1001 from the external data bus (DBUSO-DBUS7).

SERIAL I/O TRANSMITTER AND RECEIVER

A serial I/O port is implemented on the PC1001 with the flag and sense line of the 2650. The PIPBUG program handles the serial I/O using software timing loops to sample

the SENSE input and build eight bit ASCII characters. The PC1001 is capable of interfacing to a current loop type terminal, or an RS232 compatible terminal.

The current loop driver uses an open collector NAND gate (IC 34) as the switching element. The 20 milliamp source is a 220Ω resistor connected to +5 volts on the PC1001 (PC1001 pin S), and the open collector NAND gate either provides a return path for the 20 milliamps (NAND output "on") or it does not (NAND output "off"). The current loop receiver is a CMOS hex inverter (IC 30) with the input pulled to +5 volts through a 2.7k Ω resistor (PC1001 pin P). The teletype transmitter is a contact closure and connects the input of the CMOS inverter to the receiver return line (PC1001 pin R), which is tied to ground on the PC1001 board.

The RS232 driver is an 8T15 EIA Line Driver (IC 26), and the RS232 receiver is an 8T16 EIA Line Receiver (IC 43). The 8T15 is the only chip on the PC1001 that does not operate on the \pm 5 volt power supply, and \pm 15 volt power supplies are specified for this driver.

CONTROL LINE DECODE PROM DESCRIPTION

SIGNAL NAME	OUTPUT	PIN#	LOGIC EQUATION	FUNCTION
WOPD	В0	1	WOPD = OPREQ • $\overline{M/\overline{IO}}$ • $\overline{E/\overline{NE}}$ • D/\overline{C} • \overline{R}/W	LOADS NON-EXTENDED OUTPUT LATCH, PORT D
EIPD*	B1	2	$\overline{\overline{EIPD}} = OPREQ \bullet \overline{M/\overline{IO}} \bullet \overline{\overline{E/NE}} \bullet D/\overline{C} \bullet \overline{\overline{R}/W}$	ENABLES NON-EXTENDED INPUT GATES, PORT D
EIPC*	B2	3	EIPC = OPREQ • M/IO • E/NE • D/C • R/W	ENABLES NON-EXTENDED INPUT GATES, PORT C
WOPC	В3	4	WOPC = OPREQ • $\overline{M/\overline{IO}}$ • $\overline{E/\overline{NE}}$ • $\overline{D/\overline{C}}$ • \overline{R}/W	LOADS NON-EXTENDED OUTPUT LATCH, PORT C
OPK*	В4	5	$\overline{OPK} = OPREQ [(M/\overline{IO}) + (\overline{M/\overline{IO}} \bullet E/\overline{NE})]$	RETURNS OPACK FOR ALL OPREQ EXCEPT EXTENDED I/O
R/W	B5	6	$R/\overline{W} = \overline{R}/W$	INVERTS R/W
DE1	В6	7	DE1 = OPREQ • R/W	DRIVES EXTERNAL DATA BUS (DBUSO – DBUS7)
RE1*	В7	9	$\overline{RE1} = OPREQ \bullet \overline{\overline{R}/W}$	ENABLES RECEIVERS OF EXTERNAL DATA BUS (DBUSO – DBUS7)

^{*}NEGATIVE TRUE SIGNALS

CONTROL LINE DECODE PROM

ADDRESS			INPUT						OU	TPUT				OUTPUT ₁₆
AD	A4	А3	A2	A1	A0	7	6	5	4	3	2	1	0	90
0	0	0	0	0	0	1	0	1	1	0	1	1	0	В6
1	0	0	0	0	1	1	0	0	1	0	. 1	1	0	96
2	0	0	0	1	0	0	0	1	0	0	0	1	0	22
3	0	0	0	1	1	1	1	0	0	1	1	1	0	CE
4	0	0	1	0	0	1	0	1	1	0	1	1	0	B6
5	0	0	1	0	1	1	0	0	1	0	1	1	0	96
6	0	0	1	1	0	0	0	1	0	0	1	0	0	24
7	0	0	1	1	1	1	1	0	0	0	1	1	1	C7
8	0	1	0	0	0	1	0	1	1	0	1 -	1	0	В6
9	0	1	0	0	1	1	0	0	1	0	1	1	0	96
10	0	1	0	1	0	0	0	1	1	0	1 .	1	0	36
11	0	1	0	1	1	1	1	0	1	0	1	1	0	D6
12	0	1	1	0	0	1	0	1	1	0	1	1	0	B6
13	0	1	1	0	1	1	0	0	1	0	1	1	0	96
14	0	1	1	1	0	0	0	1	1	0	1	1	0	36
15	0	1	1	1	1	1	1	0	1	0	1	1	0	D6
16	1	0	0	0	0	1	0	. 1	1	0	1	1	0	B6
17	1	0	0	0	1	1	0	0	1	0	1	1	0	96
18	1	0	0	1	0	0	0	1	0	0	1	1	0	26
19	1	0	0	1	1	1	1	0	0	0	1	1	0	C6
20	1	0	1	0	1	1	0	0	1	0	1	1	0	В6
21 .	1	0	. 1	0	1	1	0	0	1	0	1	1	0	96
22	1	0	1	1	0	0	0	1	0	0	1	1	0	26
23	1	0	1	1	1	1	1	0	0	0	1	1	0	C6
24	1	1	0	0	0	1	0	1	1	0	1	1	0	В6
25	1	1	0	0	1	1	0	0	1	0	1	1	0	96
26	1	1	0	1	0	0	0	1	0	0	1	1	0	26
27	1	1	0	1	1	1	1	0	0	0	1	1	0	C6
28	1	1	1	0	0	1	0	1	1	0	1	1	0	В6
29	1	1	1	0	1	1	0	0	1	0	1	1	0	96
30	1	1	1	1	0	0	0	1	0	0	1	1	0	26
31	1	1	1	1	1	1	1	0	0	0	1	1	0	C6
	M/IO	E/NE	D/\overline{C}	O	R/W	REI	DEI	R/W	O P K	W	Ę	E	W	
				R					ĸ	Ö P C	P C	Р	Ö	
				O P R E Q	4.					С	С	D	Ď	
L	L				nerve en	L								l

TABLE 2

The current loop driver/receiver pair or the RS232 driver/receiver pair is selected by a hardwire jumper on the PC1001 board. The connection of these jumpers is described in Table 3, and shown in Figure 4 (2650 pin 40/FLAG, 2650 pin 1/SENSE).

SERIAL I/O DRIVER/RECEIVER MODE

2650 FUNCTION	JUMPER	DESCRIPTION
FLAG	A-B	CURRENT LOOP DRIVER
FLAG	A-C	RS232 DRIVER
SENSE	E-D	CURRENT LOOP RECEIVER
SENSE	F-D	RS232 RECEIVER

TABLE 3

PARALLEL I/O LATCHES AND RECEIVERS

The logic used to implement the two parallel I/O ports on the PC1001 is identical. The output ports are 7475 quad bistable latches (IC's 36, 37, 38, and 39), and are loaded when a Non-Extended write I/O instruction is executed (WRTC, WRTD). The input ports use 8T98 tri-state high speed hex inverters (IC's 40, 41, and 42), and are gated on the external data bus (DBUSO - DBUSO) when a Non-Extended read I/O instruction is executed (REDC, REDD).

The control signals used to activate the tri-state gates (EIPD, and EIPC) are generated by the control line decode PROM (IC 35).


The control signals used to load the output latches are designated COPC and COPD, and have the following logic equations:

COPD = WRP • WOPD COPC = WRP • WOPC


The WRP signal is the "write pulse" from the 2650, while the WOPD and WOPC signals are generated by the control line decode PROM (IC 35). The output latches drive LED's on the PC1001 board. A logic ONE from the 2650 lights the corresponding LED. The output latches are loaded from the external data bus $(\overline{DBUSO} - \overline{DBUS7})$, and to obtain the required inversion at the latch output (OPD0 - OPD7, and OPC0 - OPC7) the \overline{Q} pin is used.

APPENDIX


WRITE TIMING



READ TIMING



EXTENDED I/O TIMING



POWER REQUIREMENTS

+5 VOLT POWER SUPPLY: LINE REGULATION — 0.1% LOAD REGULATION — 0.1% RIPPLE — 10 millivolts (MAX) RESPONSE — 30µsec (MAX) CURRENT — 2 amps ±15 VOLT POWER SUPPLIES: LINE REGULATION — 0.1% LOAD REGULATION — 0.1% RIPPLE — 10 millivolts (MAX) RESPONSE — 30µsec (MAX) CURRENT — 50 milliamps

PARTS LIST

IC#	PART #	TYPE	QTY
28	7400	QUAD 2-INPUT NAND	1
29, 33	7408	QUAD 2-INPUT AND	2
19	7430	8-INPUT NAND	1
34	7438	QUAD 2-INPUT NAND OPEN COLLECTOR	1
36, 37, 38, 39	7475	QUAD BISTABLE LATCH	4
26	8T15	E1A DRIVER (RS232)	1
43	8T16	E1A RECEIVER (RS232)	1
1, 10 24, 25	8T26	QUAD BUS DRIVER/RECEIVER	4
40, 41, 42	8T98	HEX HIGH SPEED INVERTER	3
20	8250	1 OF 8 DECODER	1
6, 7, 8, 9 15, 16, 17, 18	2606	256X4 NMOS RAM	8
30	4049	HEX INVERTER (CMOS)	. 1
35	82\$123	32X8 BIPOLAR PROM	1
2	82S129	PIPBUG PROM CK267	1
11	82S129	PIPBUG PROM CK268	1
3	82\$129	PIPBUG PROM CK269	1
12	82S129	PIPBUG PROM CK270	1
4	82S129	PIPBUG PROM CK271	1
13	82S129	PIPBUG PROM CK272	1
5	82S129	PIPBUG PROM CK273	1
14	82\$129	PIPBUG PROM CK274	1
23	2650	MICROPROCESSOR	1
27	MOTOROLA K1100A	XTAL OSCILLATOR	1
D20	IN914	DIODE	1
D1-D19	DIALCO 555-3007	LED INDICATOR	19
S1	GREYHILL 39-201	MINIATURE, PUSH BUTTON SWITCH	1
(IC 23)*	VERMON H23-20302	40-PIN DIP SOCKET	1
(IC 2, 3 4, 5, 11, 12, 13, 14)	AMPHENOL 821-25011-164	16-PIN DIP SOCKET	8

^{*#&#}x27;s in parenthesis indicate the IC's that are plugged into the listed socket.

PARTS LIST (Continued)

IC #	PART #	ТҮРЕ	QTY
(IC 27)	AMPHENOL 821-25011-144	14-PIN DIP SOCKET	1
C1, C2 C3	230-1250-004-230	4.7μ FARAD CAP	3
_	EMCON 5021ES50RD104M	0.1μ FARAD CAP	45
C4		0.047μ FARAD CAP	1
R4	230-0910-332-230	51Kr, ¼ WATT RES	1
R3		10Kr, ¼ WATT RES	1
R7		7.4Kr, ¼ WATT REST	1
R5, R6	230-0910-297-230	1Kr, ¼ WATT RES	1
R1, R2	230-0910-282-230	220r, ¼ WATT RES	2
	AMPHENOL 225-804-50	100 PIN P.C. EDGE CONNECTOR	. 1

RS232C STANDARD CONNECTOR

The RS232 Electronic Industries Association (EIA) standard for "interface between terminals and communications equipment using serial binary data interchange" describes a commonly used signal definition and connector pin assignment. The table below lists the pin numbers and signal names most frequently used by data terminals.

PIN#	DESCRIPTION
1	PROTECTIVE GROUND
2	TRANSMITTED DATA
3	RECEIVED DATA
5	CLEAR TO SEND
6	DATA SET READY
7	SIGNAL GROUND
8	RECEIVED LINE SIGNAL DETECTOR
20	DATA TERMINAL READY

Transmitted Data (pin 2) is received by the PC1001, therefore pin 2 of the RS232 connector is routed to the SENSE input of the 2650. Received Data (pin 3) is transmitted from the PC1001, therefore pin 3 of the RS232 is routed to the FLAG output of the 2650.

The signals on pins 5, 6, 8, and 20 are used between data terminals and communications MODEMs. Since the PC1001 does not provide these "handshake" lines they can be simulated by shorting them all together. In this configuration the Data Terminal Ready line drives the other 3 lines to the proper state for enabling the communication channel.

This is not required for all data terminals (not teletypes), but is required for some.

Further information on RS232C specifications can be obtained from the EIA RS-232-C Standard available from the Electronic Industries Association in Washington D.C.

The type of connector commonly used for RS232 compatible data terminals is a 25-pin TRW Cinch type connector of the DB25 series.

TELETYPE CONNECTION

Connection to a teletype may be made at the terminal strip inside of the teletype. The pin numbers and signal names are listed in the table below.

PIN#	DESCRIPTION
6	RECEIVER – (TTY SERIAL IN –)
7	RECEIVER + (TTY SERIAL IN +)
3	TRANSMITTER - (TTY SERIAL OUT -)
4	TRANSMITTER + (TTY SERIAL OUT +)


The teletype is a 20 milliamp current loop type of receiver and a contact closure type of transmitter. The PIPBUG debug program on the PC1001 board communicates with the teletype in a full duplex mode, echoing characters as they are received.

EDGE CONNECTOR SIGNAL LIST

PIN#	FUNCTION	PIN#	FUNCTION
1	GND	Α	GND
2	GND	В	GND
3	NC*	С	NC
4	DBUS0	D	OPD 0
5	DBUS1	E	OPD 1
6	DBUS2	F	OPD 2
7	DBUS3	Н	OPD 3
8	DBUS4	J	OPD 4
9	DBUS5	K	OPD 5
10	DBUS6	L	OPD 6
11	DBUS7	M	OPD 7
12	EIPD	N	COPD
13	D/C	P	TTY SERIAL IN +
14	DMA	R	TTY SERIAL IN -
15	E/NE	S	TTY SERIAL OUT +
16	INTACK	Т	TTY SERIAL OUT -
17	R/W	U	RS232 GROUND
18	WRP	V	RS232 OUTPUT
19	RUN/WAIT	W	TTY TAPE READER OUT -
20	OPREQ	X	TTY TAPE READER OUT +
21	M/ IO	Y	RS232 INPUT
22	OPACK	Z	COPC
23	CLOCK	a	OPC 0
24	OPEX	b	OPC 1
25	RESET	c	OPC 2
26	INTREQ	d	OPC 3
27	PAUSE	е	OPC 4
28	NC*	f	OPC 5
29	NC*	g	OPC 6
30	NC*	h	OPC 7
31	NC*	j	EIPC
32	NC*	k	IPD 0
33	ABUS 11	m	IPD 1
34	ABUS 13	n	IPD 2
35	ABUS 12	р	IPD 3
36	ABUS 14	r	IPD 4
37	ABUS 9	\$	IPD 5
38	ABUS 10	t	IPD 6
39	ABUS 8	u	IPD 7
40	ABUS 7	V	IPC 0
41	ABUS 6	w	IPC 1
42	ABUS 5	×	IPC 2
43	ABUS 3	y	IPC 3
44	ABUS 0	z	IPC 4
45	ABUS 1	<u>a</u> b	IPC 5
46	ABUS 4	b	IPC 6
47	ABUS 2	<u>c</u> d	IPC 7
48	+15V	\overline{d}	+15V
49	-15V	<u>e</u> f	-15V
50	+5V	f	+5V

^{*}NC = NO CONNECTION

TABLE 4



EUROPEAN SALES OFFICES

Austria: Österreichische Philips, Bauelemente Industrie G.m.b.H., Zieglergasse 6, Tel. 93 26 11, A-1072 WIEN.

Belgium: M.B.L.E., 80, rue des Deux Gares, Tel. 523 00 00, B-1070 BRUXELLES.

Denmark: Miniwatt A/S, Emdrupvej 115A, Tel. (01) 69 16 22, DK-2400 KØBENHAVN NV. Finland: Oy Philips Ab, Elcoma Division, Kaivokatu 8, Tel. 1 72 71, SF-00100 HELSINKI 10.

France: R.T.C., La Radiotechnique-Compelec, 130 Avenue Ledru Rollin, Tel. 355-44-99, F-75540 PARIS 11.

Germany: Valvo, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, Tel. (040) 3296-1, D-2 HAMBURG 1.

Greece: Philips S.A. Hellénique, Elcoma Division, 52, Av. Syngrou, Tel. 915 311, ATHENS. Ireland: Philips Electrical (Ireland) Ltd., Newstead, Clonskeagh, Tel. 69 33 55, DUBLIN 14. Italy: Philips S.p.A., Sezione Elcoma, Piazza IV Novembre 3, Tel. 2-6994, I-20124 MILANO

Netherlands: Philips Nederland B.V., Afd. Elonco, Boschdijk 525, Tel. (040) 79 33 33, NL-4510 EINDHOVEN.

Norway: Electronica A.S., Vitaminveien 11, Tel. (02) 15 05 90, P. O. Box 29, Grefsen, OSLO 4. Portugal: Philips Portuguesa S.A.R.L., Av. Eng. Duharte Pacheco 6, Tel. 68 31 21, LISBOA 1.

Spain: COPRESA S.A., Balmes 22, Tel. 301 63 12 BARCELONA 7.

Sweden: ELCOMA A.B., Lidingövägen 50, Tel. 08/67 97 80, S-10 250 STOCKHOLM 27

Switzerland: Philips A.G., Elcoma Dept., Edenstrasse 20, Tel. 01/44 22 11, CH-8027 ZÜRICH.

Turkey: Türk Philips Ticaret A.S., EMET Department, Gümüssuyu Cad. 78-80, Tel. 45.32.50, Beyoglü, ISTANBUL.

United Kingdom: Mullard Ltd., Mullard House, Torrington Place, Tel. 01-580 6633, LONDON WC1E 7HD.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.



PHILIPS

THE ABC ADAPTABLE
BOARD COMPUTER SP55

AN APPLICATION MEMO



INTRODUCTION

System development cards are designed to simplify the user's task when doing microprocessor evaluation prototyping. To achieve this goal, the card should be designed with enough flexibility to make it adaptable to individual requirements. It should contain a certain amount of RAM for storage of programs under development. A ROM or PROM or a combination of both should be provided for permanent storage of programs such as debug software. The card should be designed for easy interfacing to current loop or RS-232 terminal devices. Buffers should be provided for address, data and control lines to facilitate expansion of memory and I/O logic. The use of one or more general-purpose ports will aid in I/O interfacing. In summary, the overall design philosophy should be to add nothing to the card that is not a basic necessity. This philosophy maximizes cost effectiveness and minimizes unused design features

This applications memo describes the various components and applications of the ABC (Adaptable Board Computer) 1500 system development card. Topics covered include:

- ABC1500 memory organization
- Memory and I/O port decoding
- I/O interface
- Bus and control line buffers
- Clocking requirements
- Minimum ABC system configuration
- Addition of 1K of RAM memory
- Step mode operation
- · Synchronous and asynchronous operation
- I/O port interface design examples
- Interrupt option
- Kit considerations
- Component identification list
- ABC1500 edge connector signal list

THE ABC1500

The objective of the ABC1500 card is to enable the user to develop 2650-based systems in a configuration that fits his particular needs. The card is designed around the Signetics 2650 8-bit microprocessor. It contains 1K bytes of ROM with the PIPBUG* debug program, 512 bytes of RAM, 2 general-purpose parallel I/O ports, 1 serial I/O port, and buffers for the address, data, and control lines.

Wire jumpers are included for selecting from among several available memory and I/O port configurations, terminal interface schemes, and operating modes. Additional circuitry can be added to the card in the wire-wrap area provided. Expansion of the card is made possible by feeding all buffered address, data and control lines into a 100-pin edge connector.

An assembly drawing and a logic diagram of the ABC1500 are shown in Figures 1 and 2, respectively.

If the current-loop interface is used, only a single 5 volt supply is necessary to power the entire card. When communicating with RS-232 type terminal devices, a ±12 volt power supply is also required.

The ABC card is sold either as a completely assembled and tested card (2650PC1500) or in kit form (2650KT9500).

ABC1500 MEMORY ORGANIZATION

To simplify memory decoding, a trade-off was made between usable memory space and the complexity of the decoder. By allocating the entire 8K of page zero to the oncard memory and limiting memory expansion to 24K (adequate for the majority of prototyping applications), considerable simplification was realized. Only 2, 16-pin ICs are required to perform both memory selection and I/O port decoding.

Three address lines (A9, A11, and A12) are not used to address the on-card memory. The result is that the on-card ROM and RAM appear to occupy the entire 8K page in an interweaving pattern as shown in Table 1. This prohibits external memory from using any of the page zero memory space, and the

first allowable location for add-on memory is 2000₁₆, or the beginning of page 1. All of pages 1, 2 and 3 are available for memory expansion.

ROM Configuration

The 1K bytes of ROM are implemented with one 2608 NMOS static ROM (IC7) that contains PIPBUG, a firmware aid used to enter and debug user programs. Since the ROM occupies the first 1K bytes of address space, the 2650 will enter PIPBUG when the card is reset. If the debug program is not required, the ROM can be removed from its socket and replaced with a user ROM or with two 82S115 (512 x 8) PROMs, for which board space is provided (IC5 and IC6). However, the ROM and PROMs cannot be used together since they occupy the same address space.

RAM Configuration

The 512 bytes of RAM are implemented with four 2112-2 (256 x 4) NMOS static RAMs (ICs 1, 2, 3, 4). They are located in the memory address space from 400_{16} to $5FF_{16}$, but also appear to occupy other address spaces in page 0 as shown in Table I. Since the second block of memory occupies the "top" of page 0, the on-card RAM may be used to store indirect addresses or subroutines which can be accessed by the ZBRR and ZBSR instructions with negative offsets.


Since PIPBUG resides in the first 1K of memory, an interrupting device cannot use


ADDRESS LINES						DECIMAL ADDRESS	ORGANIZATION	HEX ADDRESS
A14	A13	A12	A*11	A10	ÅŠ	8k		1FFF
						O.K	1FFF SECOND BLOCK RAM	''''
0	0	х	Ιx	1	Х		FIRST BLOCK RAM	
U	0	^	^		^		SECOND BLOCK RAM	
	-		ļ			7k	FIRST BLOCK RAM	1BFF
0	0	Х	х	0	X,	6k	PIPBUG ROM	17FF
							SECOND BLOCK RAM	''''
0	0	Ιx	х	1	Х		FIRST BLOCK RAM	
0	"	^	_ ^	'	^	5k	SECOND BLOCK RAM FIRST BLOCK RAM	13FF
	-					J.K	FIRST BLOCK HAIVI	1355
0	0	х	Х	0	Х		PIPBUG ROM	
						4k	SECOND BLOCK RAM	0FFF
	_	١			.,		FIRST BLOCK RAM	
0	0	X	X	1	X ·		SECOND BLOCK RAM	
						3k	FIRST BLOCK RAM	OBFF
0	0	x	×	0	Х	2k	PIPBUG ROM	07FF
						2	SECOND BLOCK RAM	06FF
0	0	X	,X	1	Х		FIRST BLOCK RAM	05FF
ľ	"	^	^	'	^	41.	SECOND BLOCK RAM	04FF
<u></u>	 					1k	FIRST BLOCK RAM	03FF
0	0	×	×	0	×		PIPBUG ROM	337.1
						0		0000

NOTES: 1. * = Don't care for ROM and RAM; ** = Don't care for RAM. 2. Each block of RAM = 256 bytes.

*PIPBUG, a program debug module, is described in detail in Signetics MOS Microprocessor Applications Memo SS50.

Table 1 MEMORY MAP





the first 63 memory locations for indirect address or interrupt routine locations. However, since RAM exists at the top of the 8K page, the interrupting device can provide vector addresses in the negative direction from address '0'. A negative vector from address location '0' wraps around to the top of the page.

Optional Memory Configurations

Optional operation using 82S129 PROMs or 82S229 ROMs in place of the 2112-2 RAMs is possible. This modification requires a jumper change for each 256-byte block of memory to exchange the R/\overline{W} line on the RAM for the pin equivalent chip enable line on the PROM/ROM. The first block of memory (400₁₆ - 4FF₁₆) requires that jumper W₁₂-W₁₃ be replaced with jumper W₁₁-W₁₃. The second block of memory (500₁₆ - 5FF₁₆) requires that jumper W₁₅-W₁₆ be replaced with jumper W₁₄-W₁₆.

Table II is a representative sample of the memory configurations that are possible with the ABC card. Other combinations of RAM/PROM/ROM are possible. When working with PIPBUG, the first block of memory must be RAM, since PIPBUG uses the first 63 bytes of RAM for temporary storage.

DMA Transfers

The ability to transfer data into memory with a DMA transfer has been sacrificed in the interest of card simplicity. DMA transfers with external add-on memories, however, can be performed by stopping the 2650 via the 'PAUSE' line. If the PAUSE input is brought to ground, the 2650 will finish the current instruction, and then the RUN-WAIT output of the 2650 will go low, causing all external memory address, data, and control lines to be tri-stated, except for OPREQ.

The user can then externally drive all of the memory control lines except OPREQ. This line is not tri-stated, since it is used to disable the decoding PROM (IC23) when the 2650 is in the WAIT state.

ABC MEMORY AND I/O PORT DECODING

Two 16-pin ICs are used to perform memory and I/O port decoding. The first is a 74S138, 3-to-8 line decoder with enable inputs. It performs decoding for port C selection, port D selection, and on-card memory decoding. Table III shows the logical relationship between the 6 input signals and the 3 output signals.

The second decoder is an 82S123, 32 x 8 PROM used as a logic element. Its outputs are programmed functions of the inputs. The DE1 and RE1 lines control the 8T26 driver/receivers between the 2650 and the external data bus. Signal MDE controls the 8T26s between the internal memory bus and the external data bus. The RAMSEL0, RAMSEL1, and ROMSEL outputs are chip selects for the RAM and ROM memories. Signal R/W1 performs read/write control of the on-board RAM memory. Table IV is the truth table for the PROM, while Table V represents the logical relationship between the 5 input signals and the 8 output signals.

I/O INTERFACE

I/O interface for the ABC1500 card consists of 1 serial port and 2 parallel 8-bit ports. The serial port provides a communication path for current loop (20mA) and RS-232 interfaces. The two 8-bit ports may be used for general-purpose I/O interfacing over the C and D buses.

Serial Port

Communication with the terminal device is performed serially using the 'SENSE' and 'FLAG' lines on the 2650. Both current loop and RS-232 transmission modes are possible, each being selected with a pair of wire jumpers, as shown in Table VI. A ±12 volt

MEMORY CONFIGURATION (BYTES)	MEMORY TYPES	ADDRESS RANGE* (HEX)	COMMENTS
1K ROM (PIPBUG)	1-2608	0-3FF	Standard configuration
512 RAM	4-2112-2	400-5FF	
1K PROM	2-82S115	0-3FF	Remove PIPBUG ROM from socket and insert PROMs in holes provided (IC5, 6).
512 RAM	4-2112-2	400-5FF	
1K ROM (PIPBUG)	1-2608	0-3FF	PIPBUG requires 63 bytes of RAM storage.
256 RAM	2-2112-2	400-4FF	Remove jumper W15-W16. Add jumper
256 PROM	2-82S129	500-5FF	W14-W16.
1K ROM	1-2608	0-3FF	Remove jumpers W15-16 and W12-W13.
512 PROM	4-82S129	400-5FF	Add jumpers W14-W16 and W11-W13.
1K PROM	2-82S115	0-3FF	Remove PIPBUG ROM from socket and insert PROMs in holes provided (IC 5, 6). Remove jumpers W15-W16 and W12-W13. Add jumpers W14-W16 and W11-W13.
512 ROM	4-82S229	400-5FF	

^{*}Because of don't care address bits, these memory blocks will appear several times in the first 8K page (see Table I).

Table 2 SAMPLE ABC1500 MEMORY CONFIGURATIONS

OUTPUT	PIN	EQUATION	FUNCTION
MEC	15	MEC = OPREQ • E/NE • WRP • TS • D/C • M/IO	Select non-extended Port C
MED	13	MED = OPREQ • E/NE • WRP • TS • D/C • M/IO	Select non-extended Port D
MEMSEL	11	MEMSEL = OPREQ ◆ A13 ◆ WRP ◆ TS ◆ A14 ◆ M/IO	Select on card memory

Table 3 ONE-OF-EIGHT DECODER OUTPUT LOGIC EQUATIONS

power supply is required for the RS-232 mode. The 'SENSE' input is driven by a discrete "current loop" receiver (Q1) or an RS-232 compatible inverter input (IC17, pin 5). The 'FLAG' output is connected to the RS-232 compatible 8T15 driver (IC12, pin 1) or the "current loop" driver (IC17, pin 9). Tables VII and VIII show the interconnections between the ABC1500 and current loop or RS-232 compatible terminals.

Parallel Ports

Two non-extended I/O channels are implemented on the ABC1500 with 8T31 8-bit, bidirectional latched ports (IC21-Port C, IC20-Port D). The 2650 transfers data to and from each port using single-byte, non-extended I/O instructions. Three control and 2 status lines for each port permit the establishment of a handshaking routine to

efficiently control data transfers between the user's device and these I/O ports. Since each port inverts the data from one side to the other and the data bus drivers/receivers are also of the inverting type, data on the C and D buses will have the same polarity as the data internal to the 2650.

Port Control Lines

Table IX lists the 3 port control lines and the operation performed by each. These lines are routed to the edge connector for external interface. If no external logic is connected, each port will be in the READ mode (C and D buses reflecting latched data in each port), since the WBAC and WBAD lines are pulled up to +5 volts with 10K resistors on the card. A low condition on either line will write data from the C or D bus into the appropriate port.

NOTE: Care must be exercised when writing to the ports. An external device will override the 2650 when "WRITE" conflicts occur.

As shown in Table IX, the RBAC and RBAD lines serve only to put the buses into the TRI-STATE mode. If the third state is not necessary, lines RBAC and RBAD can be tied to ground to allow read/write control with just 1 line on each port. The ABC1500 card includes provisions for ground connection, with jumper W19-W20 for RBAC and jumper W17-W18 for RBAD. The assembled card is shipped with these jumpers in place.

Each port has a clock line that controls writing to that port. Both clocks (CKC for port C and CKD for port D) are pulled up to +5 volts on the card with 10K resistors. Therefore, no external connection is required if the ports are to be always enabled. A low on a clock line will inhibit that port from receiving any data from either the 2650 or the external device.

Port Status Lines

During 2650 activity with the ports, the ABC1500 provides 4 output strobes indicating the nature of the operation. These "userconvenience" strobes are described in Table X. Each strobe is generated from a 7402, 2-input NOR gate. Examples of how these strobes may be used in practical applications are included later in this applications memo.

	INPUTS						OUTPUTS						
ADDR.	MEM SEL	A10	A8	OPREQ	_ R/W	RE1	DE1	MDE	RAM SEL0	RAM SEL1	ROM SEL	OPREQ	R/W1
	A4	А3	A2	A1	A0	7	6	5	4	. 3	2	1	0
0	0	0	0	0	0	1	0	0	1	1	1	1	1
1	0	0	0	0	1	1	0	0	1	1	1	1	0
2	0	0	0	1	0	0	0	1	1	1	0	0	1
3	0	0	0	1	1	1	1	0	1	1	1	0	0
4	0	0	1	0	0	1	0	0	1	1	1	1	1
5	0	0	1	0	1	1	0	0	1	1	1	1	0
6	0 -	0	1	1	0	0	0	1	1	1	0	0	.1
7	0	0	1	1	1	1	1	0	1	1	1	0	0
8	0	1	0	. 0	0	1	0	0	1	1	1	1	1
9	0	1	0	0	1	1	0	0	1	1	1	1	0
10	0	1	0	1	0	0	0	1	0	1	1	0	1
11	0	1	0	1	1	1	1	0	0	.1	1	0	0
12	0	1	1	0	0	1	0	0	1	1	1	1	1
13	0	1	1	0	1	1	0	0	1	1	1	- 1	0
14	0	1	1	1	0	0	0	1	1	0	1	0	1
15	0	1	1	1	1	1	1	0	1	0	1	0	0
16	1	0	0	0	0	1	0	0	1	1	1	1	1
17	1	0	0	0	1	1	0	0	1	1	1	1	1
18	1	0	0	1	0	0	0	0	1	1	1	0	1
19	1	0	0	1	1	1	1	0	1	1	1	0	1
20	1	0	1	0	0	1	0	0	1	1	1	1	1
21	1	0	1	0	1	1	0	0	1	1	1	1	1
22	1	0	1	1	0	0	0	0	1	1	1.	0	1
23	1	0	1	1	1	1	1	0	1	1	1	0	1
24	1	1	0	0	0	1	0	0	1	1	1	1	1
25	1. 1	1	0	0	1	1	0	0	1	. 1	1	1	1
26	1	1	0	1	0	0	0	0	1	1	1	0	1
27	1	1	0	1	1	1	1	0	1	1	1	0	1
28	1	1	1	0	0	1	0	0	1	1	1	1	1
29	1	1	1	C	1	1	0	0	1	1	1	1	1
30	1	1	1	1	0	0	0	0	1	1	1	0	1
31	1	1	1	1	1	1	1	0	1	1	1	0	1

Table 4 CONTROL PROM TRUTH TABLE (82S129)

OUTPUT	PIN	EQUATION	FUNCTION
DE1	9	DE1 = OPREQ • R/W	Enables 2650 data bus drivers
RE1	7	RE1 = OPREQ ● R/W	Enables 2650 data bus receivers
MDE	6	MDE = OPREQ ● MEMSEL ● R/W	Select ABC1500 RAM, first block
RAMSEL0	5	RAMSEL0 = OPREQ ● MEMSEL ● A10 ● A8	Causes ABC1500 memory to drive data bus
RAMSEL1	4	RAMSEL1 = OPREQ • MEMSEL • A10 • A8	Select ABC1500 RAM, second block
ROMSEL	3	ROMSEL = OPREQ • MEMSEL • A10	Select ABC1500 ROM
OPREQ	2	OPREQ = OPREQ	Invert OPREQ
R/W1	1	R/ W1 = MEMSEL ● R /W	Read/write control for on-card RAM

Table 5 PROGRAMMED OUTPUT LOGIC EQUATIONS FOR THE 82S123 PROM

MODE OF TRANSMISSION	JUMPERS	POWER SUPPLY
20 Milliamp Current Loop	W6 - W7 W4 - W5	No Additional Supply Required
RS-232 Compatible	W7 - W8 W3 - W4	±12 Volt Supply

Table 6 SERIAL TRANSMISSION MODES

RS-232 STANDARD PIN NUMBER	ABC1500 PIN NUMBER	DESCRIPTION
1	N.C.	Protective Ground
2	Y	Transmitted Data (RS-232 IN+)
3	V	Received Data (RS-232 OUT+)
5	N.C.	Clear to send
6	N.C.	Data Ready
7	U	Signal Ground (RS-232 -)
8	N.C.	Received Line Signal Detector
20	N.C.	Data Terminal Ready

Table 7 RS-232C STANDARD CONNECTION

NOTE: N.C. = No Connection

The signals on pins 5, 6, 8, and 20 are used between data terminals and communication modems. Since the ABC1500 does not provide these "handshaking" lines, they should be tied together on the connector. In this way, the "Data Terminal Ready" line drives the other three lines to the proper state. Not all terminals, however, require this connection.

TELETYPE PIN NUMBER	ABC1500 PIN NUMBER	DESCRIPTION
6	Т	Receiver - (TTY Serial OUT-)
7	S	Receiver + (TTY Serial OUT+)
3	. R	Transmitter - (TTY Serial IN-)
4	Р	Transmitter + (TTY Serial IN+)

Table 8 CURRENT LOOP CONNECTION

NOTE

The teletype is normally a 20mA current loop type of receiver and a contact closure type of transmitter. The PIPBUG Debug program communicates with the teletype in a full-duplex mode, echoing characters as they are received.

PORT C CONTROL LINE TRUTH TABLE						
WBAC	RBAC	СКС	DESCRIPTION			
1	0	×	External device reading port C			
0	0	1	External device writing to port C			
1	1	Х	Tri-state C bus			
Х	X	0	Inhibit writing to port C from either external device or 2650			
PORT D CONTROL LINE TRUTH TABLE						

WBAD	RBAD	CKD	DESCRIPTION
1	0	Х	External device reading port D
0	0	1	External device writing to port D
1	1	X	Tri-state D bus
Х	Х	0	Inhibit writing to port D from either external device or 2650

Table 9 PORT CONTROL LINES

ABC GENERATED STATUS STROBE	DESCRIPTION
WPC	Positive true pulse, high for the duration of WRP, indicating that the 2650 is placing data into port C.
WPD	Positive true pulse, high for the duration of WRP, indicating that the 2650 is placing data into port D.
RPC	Positive true pulse, high for the duration of OPREQ, indicating that the 2650 is reading port C.
RPD .	Positive true pulse, high for the duration of OPREQ, indicating that the 2650 is reading port D.

Table 10 ABC GENERATED CONVENIENCE STROBES

BUS AND CONTROL LINE BUFFERS

The 2650 data bus is buffered with two 8T26 tri-state inverting driver/receivers with a 40mA current sink capability (IC9, 14). Logic on the card consumes approximately 1mA, leaving a net external drive capability of 39mA. When the 2650 is not transferring data over the bus, these buffers are in the tristate mode. The output of the buffers (DBUSO-DBUS7) is routed to the edge connector (pins 4-11).

The on-board memory bus is buffered from the external data bus with two 8T26s (IC8, 13). These buffers are never in the tri-state mode. When not actively transferring data, these devices are reading the external data bus to the internal memory bus. Double buffering between the memory and 2650 allows data polarity to be preserved.

The 2650 address bus and control lines are buffered with four 8T97 hex tri-state buffers (IC10, 11, 16, 18). The state of the TS control line (IC17, pin 12) determines whether the drivers are in the tri-state mode or actively driving the external lines. When the 2650 is in the RUN mode, the TS line is low, enabling the 8T97s to be in the active state. When the 2650 is in the WAIT mode, the TS

line is high, and the address bus drivers are in the high-impedance state. External control of the TS line can change the address bus drivers to the active mode when the 2650 is in the WAIT state, but cannot force the drivers to the high-impedance state when the 2650 is "running."

The external drive capability of the address bus is essentially the same as the drive capability of the 8T97 (48mA sink capability). The control lines will be loaded slightly by logic on the card. The maximum load is on the A13•E/NE and A14•D/C lines. Card logic will consume 2mA of the 48mA capability.

ABC1500 CLOCKING REQUIREMENTS

The clock on the ABC1500 card is implemented with a 74123 (IC19) dual monostable multivibrator. One half of the 74123 is connected in an astable mode to determine the frequency of the clock. The other half is connected as a one-shot to set the pulse width.

When running under PIPBUG, the 2650 requires a 1MHz clock for serial communication with the TTY. The PIPBUG program performs all formatting for the 110 baud


interface and uses the clock as a timing base. The stability requirements of the clock are not critical, and the one-shot configuration is adequate. For KT9500 assembly, it may be necessary to select frequency resistor R12 to insure the 1MHz operation and the sampling of each bit at its approximate midpoint. R12 is typically 7.5K. In most cases pulse width resistor R13 will be fixed at 20K to obtain a clock high time between 400 and 500ns.

An external clock may be used in place of the one-shot configuration. When using an external clock, jumper W9-W10 must be removed, and the external clock can then be applied to pin 23 on the edge connector.

A MINIMUM ABC1500 SYSTEM CONFIGURATION

In Figure 3, the ABC1500 card is interfaced with 3 other components to configure a basic prototyping system.

The reset switch is used to reset the 2650's Instruction Address Register (IAR) to zero and to enter the PIPBUG program. This negative true input is inverted by IC17 to obtain the positive true polarity required by the 2650.





ADDITION OF 1K OF RAM MEM-ORY TO THE ABC1500 CARD


It is possible to expand the memory of the ABC1500 card by using the wire-wrap area. In the example shown in Figure 4, 12 ICs are used to add 1K of RAM memory.

The memory occupies the last 1K section of page 3 and uses a single N7430 gate to decode the appropriate signals. These signals can be obtained from wire wrap pins inserted into the appropriate holes on the card.

The 8T26 buffers are used to multiplex the single input and output from each memory (1K \times 1) onto the external data bus. When







not communicating with the memory, the buffers are reading the external data bus.

STEP MODE OPERATION

The ability to cycle through a program one step at a time is very useful when checking out software. The 2650 microprocessor is ideally suited for this type of operation because of its static design. An example of the logic necessary to put the ABC1500 card into the step mode for single-instruction execution is shown in Figure 5.

To enter the step mode, the RUN/STEP switch is depressed. This enables the tristate driver tied to the pause input on the card (pin 27), and immediately causes the PAUSE line of the 2650 to go true or low, since the Q output of the D flip-flop is low for the RUN mode. De-bounce logic is not necessary, since the 2650 will eventually recognize the low condition on the PAUSE line after executing any number of RUN WAIT cycles.

When the 2650 enters the WAIT state, the RUN/WAIT line (pin 19) goes low, allowing

the flip-flop to be clocked to the SET state (Q goes high) when the momentary contact STEP switch is depressed. With the Q output of the flip-flop high, the PAUSE line will go high taking the 2650 out of the WAIT state. When the 2650 enters the RUN mode, the flip-flop will be reset, and the PAUSE line will again go true, forcing the 2650 into the WAIT state after completing one instruction. This procedure is repeated for each depression of the switch.

It is also possible to step through a program 1 clock period at a time. This procedure is

useful for observing the status of the bus and control lines during each instruction cycle. In this case, instead of pausing the 2650, the clock is controlled with the logic shown in Figure 6.

To work in this mode, the clock jumper W9-W10 is removed and a wire is connected from W9 to the clock input on the first J-K flip-flop in Figure 6, and to one of the inputs on the 2-input NAND gate. When in the RUN mode, the RUN/STEP switch is up, enabling this NAND gate to control the ORing NAND gate. The ORing NAND gate is fed to the clock pin on the ABC card or to W10. This completes a path between the output of the one-shot on the card and the clock input on the 2650.


To enter the step mode, the RUN/STEP switch is depressed. This blocks the clock between W9 and W10. The JK configuration then synchronizes the asynchronous step input with the clock to produce a pulse 1 clock period wide for each depression of the momentary contact STEP switch. This allows 1 clock pulse to be provided to the 2650 for executing instructions 1 clock period at a time.


One approach that can be used for displaying the data and address bus during the single clock period mode is seen in Figure 7. Here the address bus is displayed with an LED and current limiting resistor added to each line. External latches are not required since the 2650 holds the current address state when the clock is low.


To display the data bus will require that the bus be latched, since the bus will be tristated when OPREQ is low. One of the ports (Port D in Figure 7) can be used for data storage if that port is not needed by the software. Here the external data bus (DBUSO-DBUS7) is connected to the port bus with LEDs and current limiting resistors on each line. The port READ/WRITE line is controlled by the OPREQ line through an external inverter. When OPREQ is high, the port is being written into from the data bus. When OPREQ is low, the data is latched in the port which is now in the READ mode.

SYNCHRONOUS/ASYNCHRONOUS OPERATION

The operation acknowledge (OPACK) input to the 2650 indicates completion of an external operation. This allows for asynchronous control of external devices. The assembled card is configured to work synchronously, with OPACK grounded by jumper W2-W1. This requires input data to be returned to the processor in 850ns or less at a cycle time of 2.4 μ s. If this timing constraint is too severe, asynchronous operation can be en-







abled by removing the jumper and driving the OPACK line (pin 22).

Figure 8 is a possible configuration for connecting 3 slow devices to the ABC1500 card.

This scheme holds OPACK low (true) until a slow external device is selected, at which time the device drives its respective OPACK line high for the required time. When the device is finished with the operation, it lowers OPACK until it is selected again. When transfers to on-card memory or ports are executed, the OPACK line is held low (true) for synchronous data transfers.

I/O PORT INTERFACE DESIGN EXAMPLES

"Handshaking" signals are provided to simplify communication between the ports and the user's device. Several examples are presented to illustrate possible interface techniques for connecting the 2 ports to external devices.

Example 1—Port C Input/Output Configuration

In this example, port C is accepting data from 8 switches and presenting data to two 4-bit latches. The 2 "handshaking" signals, RPC and WPC, are used in the configuration shown in Figure 9.

The 8 switches are tied to the C bus through tri-state buffers. Input write control line WBAC is controlled by an inverter with its input tied to RPC. When the 2650 performs a

read from port C (REDC), line RPC goes true forcing WBAC low and allowing port C to store data from the C bus. The output of the inverter also controls the tri-state enable of the buffers, turning on the buffers when RPC goes true.

When writing to port C from the 2650, WPC will go true, clocking the data on the C bus into the two 4-bit latches.

Example 2—Synchronizing Data Entry From 2 External Devices

When inputting data from 2 external devices, an interleaving transfer scheme can prevent synchronization conflicts between the devices and the 2650. The configuration is shown in Figure 10.

External device 1 places data onto the C bus and clocks it into port C when the 2650 is reading port D. Likewise, external device 2 places data onto the D bus and clocks it into port D when the 2650 is reading port C, thus preventing conflicts between 2650 activity and loading of the ports from the external devices. Note that alternate read C and read D cycles are required to read the proper data, and that the first read cycle executed will not have valid data associated with it.

Example 3—Synchronizing Data Transfer Between the 2650 and an External Device

The technique illustrated in Figure 11 may be used when transferring data asynchronously between the 2650 and an external device.


In this example, a D latch is used to synchronize data transfers from the 2650 to an external device. When the 2650 loads port C, handshake signal WPC goes true, clocking the D latch to the SET state. The Q output of the latch is tied to the 'SENSE' input (pin Y with jumper W3-W4 in). The 2650 can be programmed to monitor the 'SENSE' line. For the 'SENSE' line HIGH, the program will loop in a WAIT state. When the device has accepted the data, it will reset the latch and force the 'SENSE' line to zero. The 2650 can then place new data in the port.


INTERRUPT OPTION

When responding to an interrupt, the 2650 obtains the interrupt vector by reading the data lines when INTACK is issued. The state of the control lines is such that a read of port C would also be performed (ADR13•E/NE and ADR14•D/C are both low). To prevent a conflict between the interrupting device and port C on the card, the INTACK signal is fed to port C to disable the port during interrupts. For certain applications, however, it may be desirable to use port C to input the vector address. This optional operation may be obtained by replacing the W21-W22 jumper with a jumper between W22-W23.

KIT CONSTRUCTION

Kit construction is straightforward requiring only wire, wire cutters, and a soldering iron. Each component has a number which is stamped on the PC card in white. The component number also identifies the location of pin 1 for an IC. The component identification list identifies each number





2650 MICROPROCESSOR APPLICATIONS MEMO

with the appropriate component. Sockets are provided for the 2650 and for the 2608 PIPBUG ROM. If the user expects to use the RAM/PROM/PROM option (see Section 3), he may want to insert sockets in the RAM

holes. Reference should be made to Section 7 for resistor values for the one-shot clock configuration. The kit is shipped with values of 7.5K for R12 and 20K for R13, but it may be necessary to increase or decrease these

values to obtain 1MHz operation. Also, if it is desirable to change the relative position of the RAM and ROM in page zero, the 82S129 control PROM can be re-programmed at the user's discretion.

ABC 1500 EDGE CONNECTOR SIGNAL LIST

	PIN #	FUNCTION		PIN #	FUNCTION
	1	GND		А	GND
	2	GND		В	GND
1	3	NC*		C	NC*
		DBUS0			
İ	4			D ;	OPD 0
	5	DBUS1		Е	OPD 1
	6	DBUS2		F	OPD 2
	7	DBUS3		Н	OPD 3
	8	DBUS4		J	OPD 4
	9	DBUS5		к	OPD 5
1	10	DBUS6		Ľ	OPD 6
	11	DBUS7		M	OPD 7
	12	NC*			
				N	NC*
ı	13	A14—D/C		Р	TTY SERIAL IN +
	14	NC*		R	TTY SERIAL IN -
	15	A13—E/NE		S	TTY SERIAL OUT +
	16	INTACK		Т	TTY SERIAL OUT -
١	17	R/W	ı	U	RS232 GROUND
	18	WRP		v	RS232 OUTPUT
	19	RUN/WAIT		l w	NC*
	20	OPREQ			
		l		X	NC*
	21	M/IO		Y	RS232 INPUT
	22	OPACK		Z	NC*
	23	CLOCK		а	OPC 0
	24	TS		b	OPC 1
1	25	RESET		С	QPC 2
	26	INTREQ		d	OPC 3
	27	PAUSE		e e	OPC 4
	28	NC*		f	OPC 5
	29	RBAD		· ·	
		.		9	OPC 6
	30 31	NC*		h	OPC 7
Т	32	NC*		J Is	NC.
1				k	RPD
1	33	All		. m	WBAD
	34	A13—E/NE		n	WPD
	35	A12		р	CKD
	36	A14—D/C		r .	NC*
	37	A9		S	NC*
	38	A10		t	NC*
	39	A8		u	NC*
	40	A7			RPC
	40 41	A6		· V	
				w .	WBAC
	42	A5		×	WPC
	43	A3		У	CKC
	44	Α0			NC*
1	45	A1		z la lb lc ld le if	NC*
	46	A4		Б	NC*
	47	A2		<u> </u>	NC*
	48	+12V			+12V
		-12V		u e	-12V -12V
	49 50	+5V		e ,	+5V

2650 MICROPROCESSOR APPLICATIONS MEMO

ABC 1500 COMPONENT IDENTIFICATION LIST


COMPONENT*	DESCRIPTION**
R1, R2, R3	10K Resistor
R4, R5	1K Resistor
R6	2K Resistor
R7	3.3K Resistor
R8, R9	1K Resistor
R10	10K Resistor
R11	220-ohm Resistor
R12	7.5K (typical) Resistor
R13	20K (typical) Resistor
R14	1K Resistor
R15	10K Resistor
R16	2K Resistor
R17, R18	1K Resistor
R19, R20	10K Resistor
C1	300 PF Capacitor
C2	50 PF Capacitor
C3, C4, C5	4.7μf Capacitor, Tan. 50 DC
C6-C15, C17, C18	0.1µf Capacitor, Ceramic
C16	1.5µf Capacitor, Tan. 20 DC
D1, D2, D3, D4	1N914 Diode
Q1	2N2222 Transistor
1,2,3,4	2112-2 RAM
5,6	82S115 PROM (optional)
7	2608 ROM (socket)
8,9	8T26 Tri-State Driver/Receiver
10,11	8T97 Tri-State Driver
12	8T15 RS232 Driver
13,14	8T26
15	2650 Microprocessor (socket)
16	8T97
17	N7416 Hex Inverter Buffer
18	8T97
19	N74123 Monostable Multivibrator
20,21	8T31 I/O Port
22	N7402 Quad 2-Input NOR
23	82S123 PROM
24	N74S138 3- to 8-line Decoder
	117 10 100 0 10 0 11110 2000001

^{*} All IC component numbers are located on card at pin 1 of IC.

Signetics 2650 Microprocessor application memos currently available:

AS50	Serial Input/Output
AS51	Bit and Byte Testing Procedures
AS52	General Delay Routines
AS53	Binary Arithmetic Routines
AS54	Conversion Routines
SP50	2650 Evaluation Printed Circuit Board Level System (PC1001)
SP51	2650 Demo Systems
SP52	Support Software for use with NCSS Timesharing System
SP53	Simulator, Version 1.2
SP54	Support Software for use with the General Electric Mark III Timesharing System
SP55	The ABC1500 Adaptable Board Computer
SS50	PIPBUG
SS51	Absolute Object Format (Revision 1)
MP51	2650 Initialization
MP52	Low Cost Clock Generator Circuits
MP53	Address and Data Bus Interfacing Techniques
MP54	2650 Input/Output Structures and Interfaces

^{**} All resistors 1/4 watt.



Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 42 1261.

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.

Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 523 00 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.

Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.

Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.

Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 51 21.

India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, JAKARTA, Tel. 44 163.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.

Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.

Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.

Mexico: ELECTRONICS (NOREA) LTD., Philips House, 260-199 Itaewon-dong, Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.

Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 79 33 33.

New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.

Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 15 05 90.

Peru: CADESA, Jr. Ilo, No. 216, Apartado 10132, LIMA, Tel. 27 73 17.

Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.

Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.

Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.

South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.

Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/67 97 80.

Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 22 11.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.

Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active devices & Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200.

(Past of devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.


(IC = cucts) \$IGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILEG (RONS.A., Rondeau 150%, piso 5, MONTEVIDEO, Tel. 9 43 21.

Venezuela: IND. MENEZOLANAS PHILIPS © A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 36 05 11.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.



PIPBUG. **.SS50**



PIPBUG | SS50



2650 MICROPROCESSOR APPLICATIONS MEMO

INTRODUCTION

The PIPBUG program is provided as part of the 2650 PC1001 so that the user has immediately available to him the tools necessary to run programs on the 2650 microprocessor. Features include support of a user terminal, papertape load and dump, memory examine and alter, and breakpoints. The 2650 PC1001 card itself is described in detail in applications note SP 50.

DESCRIPTION

The PIPBUG program is started by pressing the reset button on the card. It outputs the user prompt character of '*'. A command is then entered, starting with an alpha character indicating the operation wanted, followed by any required parameters separated by spaces, and all terminated by a carriage return. The parameters must be given as hexadecimal numbers. Leading zeros are unnecessary. For example, '008F' and '8F' are the same address. The error message for an illegal command or parameter is '?', after which the user can enter a new command line. The delete key can be used to delete the previous character.

The program fits in the first 1K bytes of memory in the PROM. Also, the 63 bytes of RAM from location 1024 to 1087 are required for buffers and temporary storage. Locations 0 to 63 are part of the interrupt vector. To fit within 1K bytes the program uses subroutines with a maximum nested depth of three.

In the explanations of the commands CR means the carriage return key and LF means the line feed key. The symbol b means there must be at least one space.

COMMANDS

Alter Memory

Aaaaa CR

Action: Outputs aaaabcc where 'aaaa' is a memory location and 'cc' is its content. User can respond with:

- 1) CR which ends the command
- 2) LF which will display the next memory location
- nn CR which will replace 'cc' by 'nn' at location 'aaaa' and end the command
- nn LF which will replace 'cc' by 'nn' and then display the next location.

II. Load from Papertape

L CH

Action: Will start reading papertape expecting blocks of data in the hex object format. In case of illegal characters, a BCC error, or a length error, the papertape will be stopped and the command ended with the standard error message.

At the end of a successful load, control is passed to the address in the EOF block. This would usually be back to the PIPBUG program.

III. Dump to Papertape Dssssbeeee CR
Action: Will punch a leader of 50 blanks and then
output the contents of locations 'ssss' to
'eeee', inclusive, in hex object format. When
done, the EOF block and a trailer of 50
blanks are punched.

IV. See and Set the Microprocessor Sn CR Registers

Action: The parameter 'n' is in the range 0 to 8 and selects a particular register;

0 = register 0

1 = register 1 bank #0

2 = register 2 bank #0

3 = register 3 bank #0

4 = register 1 bank #1

5 = register 2 bank # 1 6 = register 3 bank # 1

7 = PSW upper

8 = PSW lower

The contents will be displayed. The user can respond with:

- 1) CR which ends the command
- 2) LF which displays the next register's content
- nn CR which resets the register to 'nn' and ends the command
- 4) nn LF which resets the register to 'nn' and displays the next register's content

V. Go To Gaaaa CR
Action: Control will be transferred to location 'aaaa'
after restoring the register contents.

VI. Clear Breakpoints Ci CR

Action: Will clear the ith breakpoint. If the ith breakpoint is not set, gives error message.

VII. Set Breakpoints Bibaaaa CR
Action: Will set the ith breakpoint at the address
'aaaa'. The current firmware supports two
breakpoints.

BREAKPOINTS

Breakpoints are a way to the program and microprocessor's statu and the breakpoint address. The breakpoint address are a way to the program and microprocessor's statu and the breakpoint address. The breakpoint address are a way to the program and the program and the breakpoint address. The breakpoints are a way to the program and the program and microprocessor's statu and the program and microprocessor's statu and the breakpoint address. The program and microprocessor's statu and the breakpoint address are a way to the program and microprocessor's statu and the breakpoint address. The program are the breakpoint address are a way to the program and microprocessor's statu and the breakpoint address. The program are the breakpoint address are a way to the program and microprocessor's statu and the breakpoint address. The program are a way to the program are the breakpoint address are a way to the program and the breakpoint address are a way to the program are

BREAKPOINTS (Continued)

Setting a breakpoint at location '1053' with the command 'B1 1053' causes the two bytes of program at '1053' and '1054' to be stored in a table in PIPBUG's RAM area. They are replaced by the two byte instruction 'ZBRR *BKP1'. At location 'BKP1' in the interrupt vector is the address of the 1st breakpoint handling routine. There is a separate routine for the 2nd breakpoint.

When the user program executes the instruction at location '1053', the ZBRR instruction jumps to the breakpoint routine. This routine first saves the microprocessor registers, then restores the two bytes of user program to locations '1053' and '1054', prints the breakpoint address '1053', and finally jumps to PIPBUG. Now the user can use the See command to examine the microprocessor registers.

Since the breakpoints are software implemented and are cleared when reached, there will not be another breakpoint when the user program is re-executed. It must be explicitly re-set with the Breakpoint command. Breakpoints will remain in memory until executed or explicitly cleared with the Clear command.

SUGGESTIONS ON USING

Having written and assembled a program, the user has a papertape containing the object code for the program. The Load command is used to read the code into the RAM of

the 2650 PC1001 card. In the operand field of the END directive of the program, the user should put blanks or a zero, so that after reading the tape PIPBUG restarts itself.

Most commonly the loaded program is still under development. The user wants to run and test only parts of the program. He can use the Goto and Breakpoint commands to isolate the particular code sequence. The two breakpoints can be set at the normal and error exits of the code. Using the Goto command the user then transfers control to the starting address of the code. Remember that the microprocessor's registers can be pre-set using the See command.

If there is a bug, the user can make machine language patches to the program with the Alter command. Great care should be taken when doing this, since assemblers are more methodical than people. The Dump command can be used to save on papertape the program and all patches so that the debugging can be continued at some later time.

SUMMARY

- A Alter memory
- B Set Breakpoint
- C Clear Breakpoint
- D Dump memory to papertape
- G Goto address
- L Load memory from papertape
- S See and alter registers

APPENDIX

PIP ASSEMBLER VERSION 3 LEVEL 1 PAGE 1 LINE ADDR B1 B2 B3 B4 ERR SOURCE P EQU 1 0001 2 0002 И EQU 2 0 3 0000 EQU 4 0002 LCOM EQU H1021 LOGICAL COMPARE H'01' CARRY 5 0001 CAR EQU H'80' 6 0080 SENS EQU SENSE H'40' FLAG 0040 FLAG EQU H, 50, 8 0020 ΙĪ EQU INTERRUPT INHIB IDC INTER DIGIT CAR 9 0020 EQU H'04' 10 0004 OVE EQU OVEFFLOW RØ. EQU Ø 11 0000 R1 EQU 1 12 0001 13 0002 R2 EQU 233 R3 EQU 14 0003 EQU 15 0003 UN 16 0000 ΕQ EQU 0 17 0002 LT EQU 2 18 0001 GT EQU 19 0008 WC EQU H1081 H' 10' RS EQU 20 0010 H1201 21 0020 SPAC EQU NO. BKPTS - 1 22 0001 BMAX EQU 1 H17F1 23 007F DELE EQU 24 000D CR EQU 13 LF 25 000A EQU 10 26 0014 BLEN EQU 20 A':' STAR EQU 27 003A 28 ж 29 ORG Ø 30 0000 **07 3F** INIT LODI,R3 63 ZERO MARK VECTOR AND O 31 0002 20 EORZ RØ STRA, RØ COM. R3.-32 0003 CF 44 00 AINI BRNR, R3 33 0006 5B 7B AINI H177 XGOT 34 0008 04 77 LODI, RØ 35 000A CC 04 09 LOAD THE RAM CODE TO S STRA,R0 36 000D 04 1B LODI,R0 H'1B' 37 000F CC 04 0B STRA.R0 XGOT+2 H'80' 38 0012 04 80 LODI.R0 39 0014 CC 04 0C STRA.R0 XGOT+3 MBUG BCTR, UN 40 0017 1B 09 41 0019 01 60 VEC BREAKPOINT VECTOR ACON BK01 42 001B 01 6E ACON BK02 43 * COMMAND HANDLER 44 A'?' 45 001D 04 3F **EBUG** LODI, RO ERROR RETURN FOR ALL R COUT 46 001F 3F 02 B4 BSTA, UN 47 0022 75 FF MBUG CPSL H'FF' START OF CMD LOOP, RES CRLF BSTA.UN 48 0024 3F 00 8A 04 2A LODI, RØ A** 49 0027 COUT 50 0029 3F 02 B4 BSTA, UN 51 002C 3B 2D BSTR, UN LINE DONT CARE IF THERE IS **EORZ** RЯ 52 002E 20

```
LINE ADDR B1 B2 B3 B4 ERR SOURCE
                                                BPTR
  53 002F CC 04 27
                                   STRA,R0
  54 0032 0C 04 13
                                   LODA,RØ
                                                BUFF
  55 0035 E4 41
                                                A'A'
                                    COMI.RØ
  56 0037
          1C 00 AB
                                     BCTA, EQ
                                                 ALTE
  57 003A E4 42
                                   COMI.R0
                                                A'B'
  58 003C 1C 01 E5
                                     BCTA, EQ
                                                BKPT
                                                 A10
  59 003F E4 43
                                     COMI,RØ
                                                CLR
  60 0041 1C 01 CA
                                   BCTA,EQ
                                                A'D'
                                   COMI.RØ
  61 0044 E4 44
  62 0046 1C 03 10
                                    BCTA,EQ
                                                DUMP
  63 0049 E4 47
                                   COMI.RØ
                                                 A'G'
  64 004B 1C 01 3A
                                     BCTA,EQ
                                                GOTO
                                                A"L
  65 004E E4 4C
                                   COMI.R0
  66 0050
                                    BCTA,EQ
                                                 LOAD
          1C 03 B5
                                   COMI.R0
                                                A'S'
  67 0053 E4 53
  68 0055
          1C 00 F4
                                     BCTA,EQ
                                                SREG
  69 0058 1F 00 1D
                                   BCTA,UN
                                                EBUG
                            * INPUT A CMD LINE INTO BUFFER
  70
                            * CODE IS 1=CR 2=LF 3=MSG+CR
LINE LODI.R3 -1
  71
                                                              4=MSG+LF
                                    LODI.R3
  72 005B 07 FF
                            LINE
  73 005D CF 04 27
                                    STRA.R3
                                                BPTR
                                   COMI,R3
  74 0060 E7 14
                            LLIH
                                                BLEN
  75 0062
                                   BCTR,EQ
                                                             ON BUFFER OVERFLOW FOR
          18 19
                                                ELIN
  76 0064 3F 02 86
                                                CHIN
                                   BSTA.UN
                                                             GET CHAR
  77 0067 E4 7F
                                   COMI, RØ
                                                DELE
  78 0069 98 0E
                                   BCFR, EQ
                                                AL IN
  79 006B E7
             FF
                                    COMI,R3
                                                 -- 1
                                                             ECHO AND BACK PTR
  80 006D 18 71
                                   BCTR,EQ
                                                LLIN
  81 006F 0F 64 13
                                   LODA, RØ
                                                BUFF, R3
  82 0072
          3F 02 B4
                                   BSTA,UN
                                                COUT
  83 0075
          A7 01
                                    SUBI.R3
  84 0077
                                   BCTR, UN
                                                LLIN
          1B 67
  85 0079 E4 0D
                            ALIN
                                   COMI.R0
                                                CR
  86 0078 98 18
                                   BCFR,EQ
                                                BLIN
  87 007D 05 01
                            ELIN
                                   LODI,R1
  88 007F 03
                                                R3
                            CLIN
                                   LODZ
  89 0080 1A 02
                                    BCTR, N
                                                DLIN
  90 0082 85 02
                                    ADDI.R1
  91 0084 CD 04 2A
                            DLIN
                                    STRA.R1
                                                CODE
  92 0087 CF 04 29
                                   STRA.R3
                                                CNT
                                   LODI.R0
  93 008A 04 0D
                            CRLF
                                                CR.
  94 008C
          3F 02 B4
                                   BSTA, UM
                                                COUT
  95 008F 04 0A
                                   LODI, RØ
                                                LF
  96 0091 3F 02 B4
                                                COUT
                                   BSTA, UN
  97 0094 17
                                   RETC.UN
  98 0095 05 02
                            BLIN
                                   LODI.R1
  99 0097
          E4 0A
                                   COMI.R0
                                                LF
                                                CLIN
 100 0099
                                    BCTR, EQ
          18 64
 101 009B CF
              24 13
                                                BUFF,R3,+
                                                             STROE CHAR AND ECHO
                                    STRA, RØ
 102 009E 3F 02 B4
                                   BSTA, UN
                                                COUT
 103 00A! 1F 00 60
                                    BCTA.UN
                                                LLIN
 194
                            *
```

PAGE

2

PAGE 3

105 106 00A4 CD 04 0D 107 00A7 CE 04 0E	* SUBR STRT	STRAJR1 STRAJR2	DOUBLE PREI TEMP TEMP+1	CISION INTO TEMP
108 00AA 17 109 110 00AB 3F 02 DB 111 00AE 3B 74 112 00B0 3F 02 69 113 00B3 0D 04 0E 114 00B6 3F 02 69 115 00B9 3F 03 5B 116 00BC 0D 84 0D 117 00BF 3F 02 69 118 00C2 3F 03 5B 119 00C5 3F 00 5B 120 00CB 0C 04 2A 121 00CB E4 02 122 00CD 1E 00 22	* DISP ALTE LALT	RETC.UN LAY AND ALTER BSTA.UN BSTA.UN LODA.R1 BSTA.UN LODA.R1 BSTA.UN	MEMORY GNUM STRT BOUT TEMP+1 BOUT FORM *TEMP BOUT FORM LINE CODE 2 MBUG DALT	DISPLAY CONTENT
124 00D2 CC 04 11 125 00D5 3F 02 DB 126 00D8 CE 84 0D 127 00DB 0C 04 11 128 00DE E4 04	CALT	STRA.RØ BSTA.UN STRA.R2 LODA.RØ COMI.RØ	TEMR GNUM *TEMP TEMR 4	UPDATE CONTENTS
129 00E0 9C 00 22 130 00E3 06 01 131 00E5 8E 04 0E 132 00E8 05 00 133 00EA 77 08 134 00EC 8D 04 0D 135 00EF 75 08	DALT	BCFA.EQ LODI.R2 ADDA.R2 LODI.R1 PPSL ADDA.R1 CPSL	MBUG 1 TEMP+1 0 WC TEMP WC	INCR CURRENT ADDRESS
136 00F1 1F 00 AE 137 138 00F4 3F 02 DB 139 00F7 E6 08 140 00F9 1D 00 1D 141 00FC CE 04 11 142 00FF 0E 64 00	* SELE SREG LSRE	BCTA,UN CTIVELY DISP BSTA,UN COMI,R2 BCTA,GT STRA,R2 LODA,R0	LALT LAY AND ALT GNUM 8 EBUG TEMR COM.R2	ER REGISTERS GET INDEX OF REG CHECK RANGE DISPLAY CONTENTS
143 0102 C1 144 0103 3F 02 69 145 0106 3F 03 5B 146 0109 3F 00 5B 147 010C 0C 04 2A 148 010F E4 02 149 0111 1E 00 22 150 0114 18 1C 151 0116 CC 04 0F 152 0119 3F 02 DB	ASRE	STRZ BSTA.UN BSTA.UN BSTA.UN LODA.RØ COMI.RØ BCTA.LT BCTR.EQ STRA.RØ BSTA.UN LODZ	R1 BOUT FORM LINE CODE 2 MBUG CSRE TEMQ GNUM R2	CR LF UPDATE CONTENTS, THEN
154 011D 0E 04 11 155 0120 CE 64 00 156 0123 E6 08		LODA.R2 STRA.RØ COMI.R2	TEMR COM.R2 8	MUST UPDATE PSW LOWER

PIP	ASSE	18LE	ER 1	ÆRS	IOH	3 t	EVEL 1			PAGE	4
LINE	ADDR	В1	В2	ВЗ	В4	ERR	SOURCE				
158 159 160 161 162 163	0125 0127 012A 012D 012F 0132 0135 0137	CC ØC E4 1C ØE 86	04 03 00 04 01	0F 22 11			BSRE CSRE	BCFR,EQ STRA,RØ LODA,RØ COMI,RØ BCTA,EQ LODA,R2 ADDI,R2 BCTA,UN	BSRE XGOT+1 TEMQ 3 MBUG TEMR 1 LSRE	1	
167 168	013A 013D 0140 0143	3F ØC	00	A4			* GOTO	D ADDRESS BSTA,UN BSTA,UN LODA,RØ LPSU	GNUM STRT COM+7	PUT ADDR IN RAM	
170 171 172 173 174 175 176	0144 0147 014A 014D 014F 0152 0155	0D 0E 77 0D 0E 0F	04 04 10 04 04	02 03 04 05 06				LODA,R1 LODA,R2 LODA,R3 PPSL LODA,R1 LODA,R2 LODA,R3 LODA,R8	COM+1 COM+2 COM+3 RS COM+4 COM+5 COM+6	BANK ONE	
178 179 180	015B 015D	75	FF				*	CPSL BCTA,UN	H'FF' XGOT	AND BCTA,UN \$TEMP	
	0160 0163		04	00			*BREAK	POINT RUNT STRA,RØ SPSL	COM CODE	ENTRY FOR BKPT-1 V	IA V
184 185 186 187	0164 0167 016A 016C	CC CC Ø4 1B	04 00 00	ØA			DVGO	STRA,RØ STRA,RØ LODI,RØ BCTR,UN	COM+8 XGOT+1 Ø BKEN COM		TORE
189 190 191	016E 0171 0172 0175 0178	13 CC CC	04 04	08			BKØ2	STRA,RØ SPSL STRA,RØ STRA,RØ LODI,RØ	COM+8 XGOT+1		TORE
193 194 195 196 197	017A 017D 017E 0181 0183 0186	00 12 00 77 0D 0E	04 04 10 04 04	07 04 05			BKEN	STRA,RØ SPSU STRA,RØ PPSL STRA,R1 STRA,R2 STRA,R3	TEMR COM+7 RS COM+4 COM+5 COM+6		
200 201 202 203 204 205 206 207	018C 018E	75 CD CE CF ØE 38 ØD 3F	10 04 04 04 05 04 02	01 02 03 1! 0D 69				CPSL STRA.R1 STRA.R2 STRA.R3 LODA.R2 BSTR.UN LODA.R1 BSTA.UN LODA.R1	RS COM+1 COM+2 COM+3 TEMR CLBK TEMP BOUT TEMP+1	FORCE TO BANK ZERO	

PAGE 5

LINE ADDR B1 B2 B3 B4 ERR

209 01A5 3F 02 69 210 01A8 1F 00 22		BSTA,UN BCTA,UN TO CLEAR	BOUT MBUG	
211 212 01AB 20 213 01AC CE 64 2D	* SUBR	EORZ STRA,RØ	RØ MARK.R2	CATES IF SET HDAT + LDAT IS TWO BYTE CLEAR IT IF SET CHECK RANGE ON BKPT NUMB
214 01AF 0E 64 33 215 01B2 CC 04 0D 216 01B5 0E 64 35		STRA.RØ LODA.RØ	TEMP	
217 0188 CC 04 0E 218 0188 0E 64 2F		STRA.RØ LODA.RØ	TEMP+1 HDAT.R2	
219 01BE CC 84 0D 220 01C1 0E 64 31		STRA.RØ LODA.RØ	*TEMP LDAT,R2	
221 01C4 07 01 222 01C6 CF E4 0D 223 01C9 17		STRA,RØ	*TEMP,R3	
224 225	* BREA * HADR	K POINT +LADR IS	MARK INDIO BKPT ADDR,	CATES IF SET HDAT + LDAT IS TWO BYTE
226 01CA 3B 0B 227 01CC 0E 64 2D 228 01CF 1C 00 1D	CLR	BSTR.UN	NOK	CLEAR IT IE GET
227 0100 0E 64 2D 228 010F 10 00 1D		BCTA.Z	EBUG	CLEHR II IF SET
229 01D2 3B 57		BSTR.UN	CLBK	
230 01D4 1F 00 22 231 01D7 3F 02 DB	ΝΩК	BCTH.UN RSTA.UN	MBUG GNHM	CHECK RANGE ON BKPT NUMB
232 01DA A6 01		SUBI,R2	1	
233 01DC 1E 02 50 234 01DF E6 01		BCTA,N COMI,R2	ABRT BMAX	
235 01E1 1D 02 50		BUTA.GI	ABRT	
236 01E4 17 237 01E5 3B 70	DEDT	RETC,UN BSTR,UN	ыои	SET BKPT AND CLR ANY E
237 01E5 3B 70 238 01E7 0E 64 2D	DVLI	LODA, RØ	MARK,R2	SET BREE AND CER ANT E
239 01EA BC 01 AB		BSFA,Z	CLBK	CLEAR EXISTING
240 01ED CE 04 11 241 01F0 3F 02 DB		STRA.R2 BSTA.UN	TEMR GNUM	GET BKPT ADDR
242 01F3 3F 00 A4		BSTA,UN	STRT	SUBR TO STORE R1-R2 IN
243 01F6 0F 04 11 244 01F9 02		LODA,R3 LODZ	TEMR R2	
245 017 02 245 01FA CF 64 35		STRA,R0	LADR.R3	
246 01FD 01 247 01FE CF 64 33		LODZ STRA,RØ	R1 HADR.R3	
247 017E CF 04 33 248 0201 0C 84 0D		LODA, RØ	*TEMP	SAVE CONTENTS
249 0204 CF 64 2F		STRA.RØ	HDAT,R3	= ZBRR
250 0207 05 9B 251 0209 CD 84 0D		LODI,R1 STRA,R1	H″9B″ *TEMP	- CDKK
252 0200 06 01		LODI.R2	1	
253 020E 0E E4 0D 254 0211 CF 64 31		LODA.RØ STRA.RØ	*TEMP.R2 LDAT.R3	
255 0214 0F 62 22		LODA,RO	DISP,R3	
256 0217 CE E4 0D 257 021A 04 FF		STRA.RØ LODI.RØ	*TEMP,R2 -1	
258 021C CF 64 2D		STRAZRØ	MARK,R3	
259 021F 1F 00 22 260 0222 99	DISP	BCTA,UN DATA	MBUG VEC+H180	A
	and the first t	4211111	71	

PAGE 6

```
261 0223 9B
                                   DATA
                                               VEC+H'80'+2
                           ж
262
                           * INPUT TWO HEX CHARS AND FORM AS BYTE IN R1
263
264 0224 3F 02 86
                           BIN
                                   BSTA, UN
                                                CHIN
                                   BSTR, UN
265 0227
         3B 1D
                                                LKUP
                                   RRL,R3
266 0229 D3
267 022A D3
                                   RRL,R3
268 022B D3
                                   RRL,R3
269 0220
         D3
                                   RRL,R3
270 022D CF 04 12
                                                TEMS
                                   STRA, R3
271 0230 3F 02 86
                                   BSTA, UN
                                                CHIN
272 0233 3B 11
273 0235 6F 04 12
                                   BSTR.UN
                                                TIKHP
                                   IORA,R3
                                                TEMS
274 0238 03
                                   LODZ
                                                R3
275 0239 C1
                                   STRZ
                                                R1
276 023A 3B 01
277 023C 17
                                   BSTR, UH
                                                CBCC
                                   RETC.UN
278
                           * CALCULATE THE BCC CHAR, EOR AND THEN ROTATE LEFT
                                                R1
279 023D 01
                           CBCC
                                   LODZ
280 023E 2C 04 2C
                                   EORA,RØ
                                                BCC
281 0241 D0
                                   RRL,R0
                                   STRA.R0
282 0242 CC 04 2C
                                                BCC
283 0245 17
                                   RETC, UN
                           * LOOKUP ASCII CHAR IN HEX VALUE TABLE
284
                           LKUP
285 0246 07 10
                                  LODI.R3
                                               16
286 0248 EF 42 59
                                    COMA,RØ
                                                ANSI,R3,-
                           ALKU
287 024B 14
288 024C E7 01
                                   RETC, EQ
                                   COMI,R3
289 024E 9A 78
                                   BCFR,LT
                                                ALKU
                           * ABORT EXIT FROM ANY LEVEL OF SUBR
290
291
                           * USE RAS PTR SINCE POSSIBLE BKPT PROG USING IT
292 0250 OC 04 07
                           ABRT
                                   LODA, RØ
                                                COM+7
293 0253 64 40
                                   IORI,RØ
                                                H'40'
294 0255 12
                                   SPSU
295 0256 1F 00 1D
                                   BCTA, UN
                                               EBUG
         30 31 32 33 34 35 36 37
                           ANSI
                                                 A'0123456789ABCDEF
296 0259
                                   DATA
          38 39 41 42
          43 44 45 46
                           * BYTE IN R1 OUTPUT IN HEX
297
298 0269 CD 04 12
                           BOUT
                                   STRA.R1
                                                TEMS
299 026C 3B 4F
300 026E 51
                                   BSTR.UH
                                                CBCC
                                   RRR,R1
301 026F 51
                                   RRR,R1
302 0270 51
                                   RRR.R1
303 0271 51
                                   RRR,R1
304 0272 45 0F
                                                H'0F'
                                   ANDI.R1
305 0274 0D 62 59
                                   LODA,R0
                                                ANSI,R1
306 0277 3F 02 B4
                                  BSTA, UN
                                                COULT
307 027A 0D 04 12
                                   LODA.R1
                                                TEMS
308 027D 45 0F
                                   AMDI.R1
                                                H'0F'
309 027F 0D 62 59
                                   LODA, RØ
                                                ANSI,R1
```

PAGE 7

310 0282 3F 02 B4 311 0285 17		BSTA,UN RETC,UN	COUT	
312		BAUD INPUT F		AND CHAR 1MHZ CLOCK
313 0286 77 10 314 0288 04 80	CHIN	PPSL LODI.RØ	RS H'80'	ENABLE TAPE READER
315 028A B0 316 028B 05 00		WRTC.RØ LODI.R1	0	
317 028D 06 08 318 028F 12	ACH I	LODI,R2 SPSU	8	
319 0290 1A 74 320 0292 20		BCTR.LT EORZ	CHIN RØ	LOOK FOR START BIT
321 0293 B0		WRTC.R0		DISABLE TAPE READER
322 0294 3B 17 323 0296 3B 10	BCHI	BSTR.UN BSTR.UN	DLY DLAY	WAIT TO MIDDLE OF DATA
324 0298 12 325 0299 44 80		SPSU ANDI.RØ	H'80'	MOVE BIT 7 OF RØ INTO
326 029B 51 327 029C 61		RRR,R1 IORZ	R1	
328 029D C1 329 029E FA 76		STRZ BDRR.R2	R1 BCHI	
330 02A0 3B 06		BSTR,UM	DLAY Hʻ7F'	DELETE PARITY BIT
331 02A2 45 7F 332 02A4 01		AMDI.Ri LODZ	R1	DECEMENT OF
333 02A5 75 18 334 02A7 17		CPSL RETC,UN	RS+WC	
335 336 02A8 20	* DEL DLAY	AY FOR ONE BI EORZ	T TIME RØ	
337 02A9 F8 7E 338 02AB F8 7E		BDRR.RØ BDRR.RØ	\$ \$	
339 02AD F8 7E	DLY	BDRR,RØ	\$	
340 02AF 04 E5 341 02B1 F8 7E		LODI.RØ BDRR.RØ	H'E5' 事	
342 02B3 17 343	*	RETC.UH		
344 0284 77 10 345 0286 76 40	COUT	PPSL PPSU	RS FLAG	
346 02B8 C2		STRZ LODI.Ri	R2 8	
347 02B9 05 08 348 02BB 3B 6B		BSTR,UH	DLAY	
349 02BD 3B 69 350 02BF 74 40		BSTR.UN CPSU	DLAY FLAG	
351 02C1 3B 65 352 02C3 52	ACOU	BSTR.UN RRR.R2	DLAY	
353 02C4 1A 04 354 02C6 74 40		BCTR.LT CPSU	ONE FLAG	
355 02C8 1B 02	OHE	BCTR.UN PPSU	ZERO FLAG	
356 02CA 76 40 357 02CC <u>F9</u> 73	ZERO	BDRR.R1	ACOU	
358 02CE 3B 58 359 02D0 76 40		BSTR.UN PPSU	DLAY <u>FL</u> AG	
360 02D2 75 10 361 02D4 17		CPSL RETC.UH	RS	

PAGE 8

	362				*					
	363 364 02D	5 0C	04	2A	* GET DNUM	LODA,R0	FRON	CODE	BUFFER	INTO R1 - R2
	365 02D 366 02D	A 17	07			BCTR,Z RETC,UN		LHUM		SKIP SPACES UNTIL REAC OR SPACE ENDING NUMBER
,	367 02D 368 02D	C C1			GNUM	EORZ STRZ		RØ R1		
	369 02D 370 02D	E CC				STRZ STRA,RØ		R2 CODE		
	371 02E 372 02E	4 EF	04 04		LHUM	LODA.R3 COMA.R3		BPTR CNT		CHECK FOR E O B
	373 02E 374 02E 375 02E	8 0F				RETC.EQ LODA.R 0 STRA.R3	ì	BUFF BPTR	F.R3.+	GET CHAR
	376 02E 377 02F	E E4	20	21		COMI.RØ BCTR.EQ		SPAC DNUM		
	378 02F 379 02F 379 02F	2 3F	02	46	BHUM CHUM	BSTA.UN LODI.RØ		LKUP H'0F'	•	R1=AB R2=DD
	380 02F 381 02F	7 D2				RRL,R2 RRL,R2				
	382 02F 383 02F	9 D2 A D2				RRL.R2 RRL.R2				
	384 02F 385 02F	C D1				ANDZ RRL.R1		R2		
	386 02F 387 02F	E D1				RRL.R1 RRL.R1				
	388 02F 389 030 390 030	0 45				RRL.R1 ANDI.R1 ANDI.R2		H'F0' H'F0'		R0=C R1=B0 R2=D0 R3=V
	391 036 391 036 392 036	4 61	го			IORZ STRZ		R1 R1		KO-C K1-DO K2-DO K3-1
	393 036 394 036	6 03				LODZ IORZ		R3 R2		
	395 030 396 030	8 02	01			STRZ LODI.RO	ì	R2		R1=BC R2=DV
	397 030 398 030		04 51	2A		STRA,RØ BCTR,UN		CODE LNUM		
	399 400 031				* DUMP	TO PAPER BSTR.UN	? TAF	GNUM	OBJECT	START ADDRESS
	401 031 402 031 403 031	5 3B		H4		BSTA,UN BSTR,UN ADDI,R2		STRT GNUM 1		SUBR TO STORE R1-R2 IN
	403 031 404 031 405 031	9 77	08			PPSL ADDI.R1		MC 0		
	406 031 407 031	D 75	08	0F		CPSL STRA,R1		WC TEMO		MAKE END ADDR NOT INCL
	408 032 409 032	:2 CE :5 3B	04 38		FDUM	STRA,R2 BSTR,UN		TEMQ- GAP		
		9 CC				LODI.RØ STRA.RØ		-1 CNT		DUNOU FOR OR 4 F AUT OT
	412 032 413 032		00 3A	SH		BSTA.UN LODI.RØ		CRLF STAR		PUNCH FOR CR/LF AND ST

PIP ASSEMBLER VERSION 3 LEVEL 1 PAGE 9 LINE ADDR B1 B2 B3 B4 ERR SOURCE 414 0331 3F 02 B4 BSTA, UN COUT 415 0334 20 EORZ RØ 416 0335 CC 04 20 STRA, RØ BCC TEMQ 417 0338 0D 04 0F LODA,R1 418 033B 0E 04 10 LODA, R2 TEMQ+1 GET BYTE COUNT 419 033E AE 04 0E TEMP+1 SUBA, R2 PPSL 420 0341 77 98 WC. SUBA.R1 TEMP 421 0343 AD 04 0D CPSL BCTA,N 422 0346 75 08 WC. **EBUG** START > END ADDR 423 0348 1 E 00 ID 424 Ø34B 19 10 BCTR.P **ADUM** CMT > NORMAL BLOCK SI THIS IS SHORT BLOCK BRNR, R2 BDUM 425 034D 5A 1C 426 034F 07 LODI.R3 4 EOF, PUNCH ZERO BLK Й4 BOUT CDUM. BSTA.UN 427 0351 3F 02 69 428 0354 FB 7B BDRR,R3 CDUM 429 0356 3B 07 BSTR, UH GAP 430 0358 1F 00 22 BCTA,UN MBUG * SUBRS FOR OUTPUTTING BLANKS 431 FORM 432 035B 07 03 LODIAR3 3 BCTR, UN AGAP 433 035D 1B 02 07 32 GAP LODI,R3 434 Ø35F 50 435 0361 04 20 AGAP LODI, RØ SPAC 436 0363 3F 02 B4 BSTA, UN COUT 437 0366 FB 79 BDRR,R3 AGAP 438 0368 RETC, UN 17 439 0369 06 FF 255 ADUM. LODI.R2 440 036B CE 04 28 BDUM STRA,R2 MCHT 441 036E 0D 04 0D LODA,R1 STARTING ADDRESS TEMP 442 0371 3F 02 69 BSTA, UN BOUT 443 0374 0D 04 0E LODA,R1 TEMP+1 BSTA, UN BOUT 444 0377 3F 02 69 COUNT OF DATA BYTES IN 445 037A 0D 04 28 LODA,R1 MONT 446 037D 3F 02 69 BSTA, UN BOUT 447 0380 0D 04 2C LODA,R1 BCC 448 0383 3F 02 69 BSTA, UN BOUT 449 0386 0F и4 29 DDUM LODA,R3 CHT 450 0389 OF A4 0D LODA, RØ *TEMP,R3,+ 451 038C EF 04 28 COMA,R3 MONT 452 038F 18 09 BCTR, EQ **EDUM** OUTPUT BCC 453 0391 CF 04 29 STRA,R3 CHT 454 0394 C1 STRZ R 1 BSTA, UN 455 0395 3F 02 69 BOUT 456 0398 1B 6C BCTR, UN **DDUM EDUM** LODA,R1 457 039A 0D 04 2C BCC BSTA.UN 458 039D 3F 02 69 BOUT LODA,R2 TEMP+1 459 03A0 0E 04 0E ADDA.R2 MCNT 460 03A3 8E 04 28 461 03A6 05 00 LODI,R1 Й PPSL 462 03A8 77 08 ЫC 463 03AA 8D 04 0D ADDA.R1 TEMP 75 08 CPSL 464 03AD WC

BSTA, UN

STRT

465 03AF 3F 00 A4

PAGE 10 PIP ASSEMBLER VERSION 3 LEVEL 1 LINE ADDR B1 B2 B3 B4 ERR SOURCE 466 03B2 1F 03 25 BCTA, UN FDUM * LOAD FROM PAPERTAPE IN OBJECT FORMAT 467 BSTA.UN CHIN 468 03B5 3F 02 86 LOAD LOOK FOR START CHAR 469 03B8 E4 3A COMI, RØ STAR 470 03BA 98 79 BCFR,EQ LOAD 471 03BC 20 EORZ RØ. 472 03BD CC 04 2C 473 03C0 3F 02 24 STRA, RØ BCC BSTA, UN READ ADDR AND COUNT IN BIN TEMP 474 03C3 CD 04 0D STRA.R1 475 03C6 3F 02 24 BSTA, UN BIN 476 0309 CD 04 0E STRA,R1 TEMP+1 477 0300 3F 02 24 BSTA.UN BIN 478 03CF 59 03 BRNR, R1 ALOA CHT = 0 MEANS EOF 479 03D1 1F 84 0D BCTA, UN *TEMP 480 03D4 CD 04 28 ALOA STRA.R1 MCHT 481 03D7 3F 02 24 BSTA, UN CHECK BCC ON INFORMATI BIN 482 03DA 0C 04 2C LODA.RØ BCC BCFA,Z 483 03DD 9C 00 1D **EBUG** 484 03E0 C3 STRZ R3 READ DATA STRA,R3 485 03E1 CF 04 29 BLOA CHT 486 03E4 3F 02 24 BSTA, UN BIN 487 03E7 0F 04 29 LODA, R3 CHT 488 03EA EF 04 28 COMA,R3 MCNT BCTR, EQ 489 03ED 18 06 CLOA HAVE READ BCC 490 03EF 01 LODZ R1491 03F0 CF E4 0D 492 03F3 DB 6C STRA, RØ *TEMP.R3 STORE DATA BIRR, R3 BLOA 493 03F5 0C 04 2C CLOA LODA, RØ BCC 494 03F8 9C 00 1D **EBUG** BCFA, Z 495 03FB 1F 03 B5 BCTA, UN LOAD 496 ж 497 ORG H'400' жжжжжж RAM DEFINITIONS 498 499 0400 COM RES 9 500 0409 77 00 XGOT PPSL Ø MUST PREDEED THE TEMP 501 0408 18 80 BCTR, UN *\$+2 502 040D 503 040F TEMP RES 2 RES 2 TEMQ 504 0411 RES TEMR 505 0412 TEMS RES 1 506 0413 BUFF RES BLEN 507 0427 RES **BPTR** 1 508 0428 MCNT RES 1 509 0429 RES CNT 1 510 042A CODE RES 1 RES 511 0428 OKGO 512 042C 513 042D BCC RES 1 MARK RES BMAX+1 514 042F HDAT RES BMAX+1 515 0431 LDAT RES BMAX+1

BMAX+1

BMAX+1


HADR

LADR

RES

RES

516 0433 517 0435



from the world-wide Philips Group of Companies

EUROPEAN SALES OFFICES

Austria: Österreichische Philips, Bauelemente Industrie G.m.b.H., Zieglergasse 6, Tel. 93 26 11, A-1072 WIEN.

Belgium: M.B.L.E., 80, rue des Deux Gares, Tel. 523 00 00, B-1070 BRUXELLES

Denmark: Miniwatt A/S, Emdrupvej 115A, Tel. (01) 69 16 22, DK-2400 KØBENHAVN NV. Finland: Oy Philips Ab, Elcoma Division, Kaivokatu 8, Tel. 1 72 71, SF-00100 HELSINKI 10.

France: R.T.C., La Radiotechnique-Compelec, 130 Avenue Ledru Rollin, Tel. 355-44-99, F-75540 PARIS 11.

Germany: Valvo, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, Tel. (040) 3296-1, D-2 HAMBURG 1.

Greece: Philips S.A. Hellénique, Elcoma Division, 52, Av. Syngrou, Tel. 915 311, ATHENS. Ireland: Philips Electrical (Ireland) Ltd., Newstead, Clonskeagh, Tel. 69 33 55, DUBLIN 14. Italy: Philips S.p.A., Sezione Elcoma, Piazza IV Novembre 3, Tel. 2-6994, I-20124 MILANO.

Netherlands: Philips Nederland B.V., Afd. Elonco, Boschdijk 525, Tel. (040) 79 33 33, NL-4510 EINDHOVEN.

Norway: Electronica A.S., Vitaminveien 11, Tel. (02) 15 05 90, P. O. Box 29, Grefsen, OSLO 4. Portugal: Philips Portuguesa S.A.R.L., Av. Eng. Duharte Pacheco 6, Tel. 68 31 21, LISBOA 1.

Spain: COPRESA S.A., Balmes 22, Tel. 301 63 12 BARCELONA 7.
Sweden: ELCOMA A.B., Lidingövägen 50, Tel. 08/67 97 80, S-10 250 STOCKHOLM 27.


Switzerland: Philips A.G., Elcoma Dept., Edenstrasse 20, Tel. 01/44 22 11, CH-8027 ZÜRICH.

Turkey: Türk Philips Ticaret A.S., EMET Department, Gümüssuyu Cad. 78-80, Tel. 45.32.50, Beyoglü, ISTANBUL.

United Kingdom: Mullard Ltd., Mullard House, Torrington Place, Tel. 01-580 6633, LONDON WC1E 7HD.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.



2650 INITIALIZATION.....MP51


APPLICATIONS MEMO

At power-up the status of the 2650 is undefined. The Reset signal should be raised for at least three clock periods. This forces execution of the instruction at location 0. Once the system is started up, the first program to run is generally responsible for initializing the microprocessor, memory, and I/O devices to their desired initial states. The type of I/O initialization is dependent on the particular device. Contents of RAM are undefined at power-up and must be set to their desired initial states.

Program status word initialization:

- 1. Interrupts can be inhibited as a first step in initialization, The Reset clears the Interrupt Inhibit bit and the internal Interrupt Waiting signal. After the remainder of the status bits, the memory, and the I/O is initialized, interrupts can be permitted. This procedure will prevent unwanted interrupts during system initialization. If the system does not utilize interrupts, the Interrupt Inhibit bit can be left set on when system initialization is complete. This approach will assure that a spurrious interrupt will not occur.
- 2. The Stack Pointer may be initialized to zero. The Stack Pointer should not be modified during the execution of a program. This pointer is under the control of the

- processor. Modification by a program could have unwanted results, i.e., to the instruction address register.
- 3. It is generally unnecessary to initialize the Condition Code, Interdigit Carry, Overflow, and Carry bits. These bits are normally set by arithmetic and logical operations before they are tested. However, if the With Carry bit is set on, then the Carry bit should be initialized correctly for the first arithmetic instruction.
- 4. The Register Select bit should be set to a known state, e.g. if bank 1 registers are reserved for interrupt routines, the register select bit should be initialized to bank 0.
- 5. The With Carry bit can be initialized to the state desired for most arithmetic and rotate operations. Then if a different state is desired for some operations, the With Carry bit can be changed and then restored after these operations.
- 6. The same philosophy used for the With Carry bit also applies to the Compare bit. Set the Compare bit initially to the most frequent types of compares made, logical or arithmetic.
- 7. The Sense bit cannot be modified by a program. The Flag bit may need to be initialized if there is a device connected to it such as a TTY which needs stop bits (binary one) when not receiving data.



2650 DEMO SYSTEM SP51

2650 MICROPROCESSOR APPLICATIONS MEMO

GENERAL

The Demo System (DS) is a hardware base for use with the 2650 CPU printed circuit board (PC1001). The DS provides the user of the 2650 with a convenient "lab bench" set-up for exercising the PC1001 CPU board. The user may expand memory, implement I/O functions, and step through program instructions one at a time using the DS. When the DS is combined with a CPU board (PC1001) and a keyboard terminal, the user is equipped with everything he needs to exercise any of the software or hardware features of the 2650. There are two versions of the DS, the DS1000 and the DS2000. The two Demo Systems are the same except that the DS2000 has a built-in power supply and therefore does not have the power supply binding posts.

FEATURES

The DS provides several connectors to aid the user in exercising the PC1001 CPU board including one for the CPU

board itself, one for a memory expansion board, four for I/O ports, and two for communicating with the user's terminal. There are four sets of LED lamps that display the information on the address bus, the data bus, and the two non-extended I/O ports. Two control switches (RUN/ PAUSE, and STEP) allow the user to place the 2650 in the WAIT mode and step through program execution one instruction at a time. A reset button is provided on the DS. The DS1000 version has five-way binding posts for connection to external power supplies. The DS2000 has built-in power supplies and does not have the five-way binding posts.

CONNECTORS:

2650 CPU Board Edge Connector (J8). The CPU board connector is an Amphenol dual 50-pin connector (series 225) with 0.125-inch contact centers. The 2650 CPU board (PC1001) is inserted into J8 to complete the Demo

CPU BOARD AND USER BOARD CONNECTORS

PIN#	FUNCTION (J7 & J8)	PIN#	FUNCTION (J8 ONLY)*
1	GND	Α	GND
2	GND	В	GND
3	NC**	С	NC
4	DBUS0	D	OPD 0
5	DBUS1	Е	OPD 1
6	DBUS2	F	OPD 2
7	DBUS3	Н	OPD 3
8	DBUS4	J	OPD 4
9	DBUS5	K	OPD 5
10	DBUS6	L	OPD 6
11	DBUS7	M	OPD 7
12*	EIPD	N	COPD
13	D/C	Р	TTY SERIAL IN +
14	DMA	R	TTY SERIAL IN -
15	E/NE	S	TTY SERIAL OUT +
16	INTACK	Т	TTY SERIAL OUT -
17	R∕W	U	RS232 GROUND
18	WRP	V	RS232 OUTPUT
19	RUN/WAIT	W	TTY TAPE READER OUT -
20	OPREQ	Х	TTY TAPE READER OUT +
21	M/ IO	Υ	RS232 INPUT
22	OPACK	Z	COPC
23	CLOCK	а	OPC 0
24	OPEX	b	OPC 1
25	RESET	С	OPC 2

PIN#	FUNCTION (J7 & J8)	PIN#	FUNCTION (J8 ONLY)*
26	INTRÉQ	d	OPC 3
27	PAUSE	е	OPC 4
28	NC	f	OPC 5
29	NC	g	OPC 6
30	NC	h	OPC 7
31	NC	j	EIPC
32	NC	k	IPD 0
33	ABUS 11	m	IPD 1
34	ABUS 13	n	IPD 2
35	ABUS 12	р	IPD 3
36	ABUS 14	r	IPD 4
37	ABUS 9	S	IPD 5
38	ABUS 10	t	IPD 6
39	ABUS 8	u	IPD 7
40	ABUS 7	V	IPC 0
41	ABUS 6	w	IPC 1
42	ABUS 5	×	IPC 2
43	ABUS 3	У	IPC 3
44	ABUS 0	z	IPC 4
45	ABUS 1	ā	IPC 5
46	ABUS 4	Б	IPC 6
47	ABUS 2	c	IPC 7
48	+12V	đ	+12V
49	-12V	ē	-12V
50	+5V	g	+5V

^{*}J7 has no connections to these pins.

^{&#}x27;NC = No Connection

DEMO SYSTEM LAYOUT

+12V	J1 +5V () +5V () GND ()
	J8 J5 J6
C	$\begin{bmatrix} 1 \\ C \\ 4 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 7 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 3 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 6 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 2 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 1 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 5 \end{bmatrix} \begin{bmatrix} 1 \\ C \\ 11 \end{bmatrix}$
O O O O O O O O O O O O O O O O O O O	ADDRESS O O O O O O O O O O O O O O O O O O
NOTE: THE POWER SUPPLY BINDING POSTS ARE THE BINDING POSTS ARE SHOWN ON THI	ONLY ON THE DS1000, NOT ON THE DS2000. S DRAWING AND MARKED +5V, +12V, -12V, AND GND. FIGURE 1

CONNECTORS (Continued)

System. The correlation between signal names and pin numbers for J8 is given in Table 1. The location of J8 on the DS is shown in Figure 1.

User Printed Circuit Board Edge Connector (J7). The user board connector is the same type of connector as J8 (the CPU board connector), and makes address, data and control lines available for user-defined interface functions. As shown in Table 1, the numbered pins of J7 and J8 have the same signals on them (except pin 12), while the lettered

pins of J7 (pins A through \overline{g}) are not used. The J7 connector is typically used for memory expansion. The location of J7 on the DS is shown in Figure 1.

Extended Input/Output DIP Sockets (J5 & J6). The extended I/O DIP sockets make the signals shown in Table 2 available to the user of the DS system. With the signals available on J5 and J6, any type of I/O interface to the 2650 may be implemented. The user of these sockets must supply the cable between his system and the DS, as well as the two 18-pin DIP plugs. The location of J5 and J6 is shown in Figure 1.

EXTENDED INPUT/OUTPUT DIP SOCKETS

	FUNCTION		
PIN#	J5	J6	
1	DBUS 0	ABUS 0	
2	DBUS 1	ABUS 1	
3	DBUS 2	ABUS 2	
4	DBUS 3	ABUS 3	
5	DBUS 4	ABUS 4	
6	DBUS 5	ABUS 5	
7	DBUS 6	ABUS 6	
8	DBUS 7	ABUS 7	
9	<u>OPACK</u>	ABUS 8	
10	M/ IO	ABUS 9	
11	OPREQ	ABUS 10	
12	RUN/WAIT	ABUS 11	
13	WRP	ABUS 12	
14	R/W	ABUS 13	
15	INTACK	ABUS 14	
16	E/NE	PAUSE	
17	DMA	INTREQ	
18	D/C	СГОСК	

TABLE 2

Non-Extended Input/Output DIP Sockets (J3 & J4). Each non-extended I/O DIP socket (J3 and J4) makes the signals shown in Table 3 available to the user of the DS system. These sockets may be used for data or command transfer between the 2650 CPU and a user-defined function, but transfers via these channels are initiated by the CPU only. The user of these sockets must supply the cable between his system and the DS, as well as the 18-pin DIP plugs. The location of J3 and J4 is shown in Figure 1.

NON-EXTENDED INPUT/OUTPUT DIP SOCKETS

	FUNCTION		
PIN#	J3	J4	
1	OPC 0	OPD 0	
2	OPC 1	OPD 1	
3	OPC 2	OPD 2	
4	OPC 3	OPD 3	
5	OPC 4	OPD 4	
6	OPC 5	OPD 5	
7	OPC 6	OPD 6	
8	OPC 7	OPD 7	
9	COPC	COPD	
10	EIPC	EIPD	
11	IPC 7	IPD 7	
12	IPC 6	IPD 6	
13	IPC 5	IPD 5	
14	IPC 4	IPD 4	
15	IPC 3	IPD 3	
16	IPC 2	IPD 2	
17	IPC 1	IPD 1	
18	IPC 0	IPD 0	

TABLE 3

RS232 Interface Connector (J2). The RS232 interface connector is a TRW 25-pin connector (part #DB25S) for communicating with RS232-compatible input/output devices. The pins used on this connector are shown in Table 4 along with the corresponding signal names. The RS232 driver and receiver are on the PC1001 circuit board and are wired to J2 through the DS circuit board. The location of J2 on the DS board is shown in Figure 1.

RS232 INTERFACE CONNECTOR (J2)

PIN#	FUNCTION – J2	
1	RS232 GROUND	
2	RS232 INPUT	
3	RS232 OUTPUT	
5	JUMPER	
6	JUMPER	
7	RS232 GROUND	
8	JUMPER	
20	JUMPER	

TTY INTERFACE DIP SOCKET (J1)

PIN #	FUNCTION – J1	
1	TTY SERIAL IN +	
2	TTY SERIAL IN -	
8	TTY TAPE READER OUT –	
9	TTY TAPE READER OUT +	
13	TTL SERIAL OUT -	
14	TTL SERIAL OUT +	

TABLE 4

TTY Interface DIP Socket (J1). The TTY interface socket is a 14-pin DIP socket and is used for communicating with a current loop serial interface. The pins used on this connector are shown in Table 4 along with the corresponding signal names. The current loop driver and receiver circuits are on the PC1001 board and are wired to J1 through the DS circuit board. The location of J1 on the DS board is shown in Figure 1.

DISPLAYS:

Address Display LEDs. The address display LEDs reflect the information on the address bus (ABUS 0-ABUS 14) when the PC1001 board is plugged into J8. The logic circuits on the DS board loads the information from the address bus into D-type latches on the occurrence of every Operation Request (OPREQ) pulse. Open collector inverters at the output of the D-type latches drive the LED's in a common anode configuration.

Data Bus Display LEDs. The data bus display LEDs reflect the information on the data bus (DBUS 0-DBUS 7) when the PC1001 board is plugged into J8. The information on the data bus is stored into D-type latches on every OPREQ pulse. The LEDs are driven directly from the D-type latches in a common anode configuration.

DISPLAYS (Continued)

Non-Extended Input/Output Channel LEDs. The non-extended I/O channel LEDs are driven by open collector inverters in a common anode configuration. The inverters are driven by the output latches of the two non-extended I/O ports on the PC1001 printed circuit board. Output Port 1 (2), bit 0 corresponds to DBUS 0 and Output Port 1 (2), bit 7 corresponds to DBUS 7. A logic "1" output from the 2650 turns on the LEDs, and a logic "0" turns off the LED.

+5V LED and RUN LED. The +5V LED will glow when a +5 volt power supply is connected to the Demo System. The DS1000 requires an external power supply, but the DS2000 has the +5 volt power supply built into the base. The RUN LED will glow when the RUN/WAIT line from the 2650 is in the "high" logic state. The location of these LED's is shown in Figure 1.

CONTROLS:

RESET Button. The reset button is a momentary switch that is tied directly to the Reset input on J8 (pin 25), and pulls that pin "low" when the button is pushed. This button clears the program counter in the 2650 to zero. The location of the reset button is shown in Figure 1.

PAUSE Switch and STEP Button. The pause switch and the step button are used together to cause the 2650 microprocessor to execute one instruction at a time. When the pause switch is in the RUN position, the step button does not affect the operation of the microprocessor.

When the pause switch is placed into the PAUSE position, the PAUSE line on the 2650 is pulled "low". When the execution of the current instruction is completed, the 2650 will enter the WAIT mode and the RUN/WAIT line will go "low". If the step button is pressed, the PAUSE line to the 2650 will be pulled "high" until the RUN/ WAIT line goes "high", indicating that the 2650 is in the RUN mode. As soon as the RUN/WAIT line goes "high", the DS will again pull the PAUSE line "low". The step button will allow one instruction to be executed each time it is pushed as long as the pause switch is in the PAUSE position. When the pause switch is placed back onto the RUN position, the PAUSE line will be pulled "high" and the 2650 will execute instructions in a continuous manner. The address and data displayed on the DS LEDs in the WAIT mode reflect the address and the first byte of the next instruction to be executed. The location of the pause and step switches on the DS base is shown in Figure 1.

LOGIC CIRCUITS

The logic circuits on the DS base are shown in Figure 2. The logic circuits consist of address bus (ABUS) and data bus (DBUS) latches, the pause and step logic, LED drivers,

and a reset switch. The address and data bus are loaded into latches on the DS during every OPREQ. The displays for the address and data bus will flicker while the run LED is "lighted", and will display the address and first byte of the next instruction to be executed when in the step mode (run LED off). The pause and step logic allows one instruction to be executed at a time by pushing the step button when the run/pause switch is in the PAUSE position. The non-extended output ports are displayed on the DS, and the reset button provides complete system reset by pushing the button.

ADDRESS BUS:

The address bus latches are 74174 Hex D-type flip-flops (IC1, IC2, IC3). Open collector inverters (IC5, IC6, IC7) invert the "positive true" levels from the ABUS latches and drive the address bus LEDs (L1-L15) in a common anode configuration. A logic ONE on the address bus "lights" the corresponding LED, and ABUS 0 corresponds to the ADDRESS bit 0 LED. The ABUS latch is clocked by the STRB signal which is generated by 4 inverters (IC7, IC10). The inverters provide the logic function STRB = OPREQ • CLOCK. The ABUS latches are reset by RESET.

DATA BUS:


The data bus latches are also 74174 Hex D-type flip-flops (IC3, IC4). Since the DBUS leaves the PC1001 with "negative true" logic levels, the DBUS latches drive the LEDs directly in a common anode configuration. A logic ONE in the DBUS latches is a low voltage level and "lights" the corresponding LED. The DBUS bit 0 LED corresponds to DBUS 0. The DBUS latch is also clocked by the signal STRB, and reset by RESET.

PAUSE AND STEP:

The pause and step switches are de-bounced with S/R latches. The step switch uses two NAND gates (IC11), while the pause switch uses a D-type latch (IC12) to accomplish the de-bounce function. When the pause switch is in the RUN position, SPAUSE is a logic ZERO and the PAUSE line is held at logic ZERO (de-activated).

When the pause switch is set to the PAUSE position, SPAUSE is a logic ONE and PAUSE will switch to a logic ONE. When the PAUSE line switches to a logic ONE, the 2650 will finish executing the current instruction, fetch the first byte of the next instruction from memory, and enter the wait state. The RUN/WAIT line goes to a logic ZERO when the 2650 enters the wait state. If the step switch is pushed, LSTEP clocks a logic ONE into the CLSTEP latch (IC12) which sets PAUSE to a logic ZERO. The 2650 then returns to the run mode, and the RUN/WAIT line goes to a logic ONE. When the RUN/WAIT line switches to a logic ONE, the CLSTEP latch is reset and

DS1000 LOGIC DIAGRAM



PAUSE returns to a logic ONE. This process is repeated once each time the step button is pushed. When the pause switch is returned to the RUN position, the PAUSE line is set to a logic ZERO and the 2650 will return to the run mode. The step/pause function is implemented with IC11 (NAND gate) and IC12 (D-type latch).

OUTPUT CHANNEL DISPLAYS:

The two non-extended output channels implemented on the PC1001 board are displayed on the DS. The output bits, (OPD 0 - OPC 7) are received by open collector inverters which in turn drive the LEDs. A logic ONE output to port 1 (WRTD instruction) will "light" the corresponding OPD LED, while a logic ONE to port 2 (WRTC instruction) will "light" the corresponding OPC LED. Signal OPD 0 corresponds to Output Port 1 bit 0, and OPC 0 corresponds to Output Port 2 bit 0.

RUN AND +5V DISPLAYS:

When the 2650 is in the run mode, the run LED will be "lighted". When +5 volts is applied across the red and black terminals of the DS1000, the +5V LED will be "lighted." When a.c. power is applied to the DS2000 (internal power supply), the +5V LED will be "lighted".

RESET:

The reset switch (S5) pulls the RESET line to a logic ONE when pushed. The RESET line is tied to the corresponding pin on the PC1001 board (pin 25) as well as the ABUS and DBUS latches on the DS.

DEMO SYSTEM PARTS LIST

Item #	Description	ID#	Mfg. and Part #
1.	Base Box	_	
2.	Printed Circuit Board	_	_
3.	100-Pin Connector	J7, J8	Amphenol, series 225
4.	·	J3, J4	Cambion
	18-Pin Dip Socket	J6, J6	703-3787-01-04-16
5.	14-Pin Dip Socket	J1	Cambion 703-4000-01-04-16
6.	SPDT Push Button Switch	S4, S5	Alco, MSP105F
7.	SPDT Toggle Switch	S3	Alco, MTA106D
8.	LED	L1-L41	H.P. 5082-4870450
9.	5-Way Binding Post		H.H. Smith
10.	RS232 Connector	J2	TRW Cinch DB25S
11.	Carbon Composition Resistors $-2K\Omega$	R1-R29	Allan Bradley RC05GF202J
12.	Aluminum Standoff		H.H. Smith 8352
13.	Tinnerman Speed Nuts		Tinnerman C8093-632

POWER SUPPLY SPECIFICATIONS

(DS1000 Only, Power Supply Included With DS2000)

5 Volt Power Supply

Line Regulation 0.1% Load Regulation 0.1%

Ripple 10m Volts (maximum)

Response Time 30 usec

(maximum)

Output Current 4 amps (To supply PC1001 only) Overvoltage Protection

Current Overload Protection

±12 Volt Power Supply

Line Regulation 0.1% Load Regulation 0.1%

Ripple 10m Volts (maximum)


Response Time 30 usec

(maximum)

Output Current 50 milliamps (To supply PC1001 only)

Overvoltage Protection
Current Overload Protection

© N.V. Philips' Gloeilampenfabrieken



SUPPORT SOFTWARE FOR USE WITH THE NCSS TIMESHARING SYSTEMSP52



SUPPORT SOFTWARE FOR USE | SP52 WITH THE NCSS TIMESHARING SYSTEM

2650 MICROPROCESSOR APPLICATIONS MEMO

1. INTRODUCTION

A series of programs is described that provide the microprocessor application's design engineer with on-line support for the development of programs to be run on the Signetics 2650 microprocessor. These programs include a crossassembler, a cross-simulator, and two utility programs that convert the object file produced by the assembler into either one of two tape formats - one suitable for loading into the 2650 microprocessor and the other suitable for burning PROMs. The programs are accessed through a communications terminal connected to a National CSS Data Center via standard telephone lines.

The first few sections describe the available programs and provide detailed instructions for using them. All available usage options are included as reference information. A final section, called "Operating Instructions," provides the user with step-by-step procedures for generating, editing, assembling, punching, and simulating Signetics 2650 programs. These procedures explain some of the more commonly used features of both the NCSS and the Signetics facilities and demonstrate how to use them.

2. USAGE OVERVIEW

The user creates the source file for his assembly language program by using the EDIT facility available on the NCSS system, or he may have his program punched onto cards and read into the system at a NCSS Data Center. Once the source file resides on the system, the user executes the assembler, which translates symbolic source statements into machine language instructions, and generates both an assembled listing of the source file and an object file. If the assembler reports any errors in the source file, the EDIT facility may again be invoked to correct the source file. The corrected source file is then resubmitted to the assembler. Once the assembler reports no errors, the user may input the object file to the simulator which then simulates execution of the program. The simulator provides the following capabilities:

- 1) Establishes initial program conditions.
- 2) Monitors execution sequences.
- 3) Modifies the program until it operates as desired.

Once the program operates correctly, the user may repeat the entire cycle: correct his source file; reassemble; and test the new program using the simulator. When the program is fully tested and debugged, it may be punched onto tape.

3. EXECUTING 2650 SUPPORT PROGRAMS

A. GENERAL

HELP

To execute any of the 2650 support programs, the following command must be entered:

ATTACH P2650

This causes the P2650 "PROTECT" Exec to execute. It prints:

P2650 Attached as XXX, (Y) RUN? > P2650 - Version "No." - "Date" Run on "DATE"

ENTER COMMAND (e.g., HELP) >

At this point the user may enter any one of the following commands:

Print Command List

Print Command in Detail HELP 'NAME' Exit P2650 (Return to VP/CSS) QUIT Print New Features NEW Assemble 2650 Program **PIPHASM** Simulate 2650 Program **PIPSIM PIPHTAP** Punch PIPBUG Tape **PIPSTAP** Punch PROM Burning Tape

No other CSS command may be executed while under control of the P2650 "PROTECT" Exec; e.g., you cannot edit your file until you exit P2650 by typing "QUIT":

ENTER COMMAND > QUIT

B. HELP - AN ON-LINE INFORMATION RESOURCE **FACILITY**

To determine what commands are currently available on P2650, type:

HELP

To obtain information on how to enter any command except HELP or QUIT, type HELP followed by the name of the desired command; e.g.,

HELP PIPHASM

A description of the command and its format will be printed.

4. PROGRAM DESCRIPTIONS

A. PIPHASM - SIGNETICS 2650 PIP ASSEMBLER

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE NCSS TIMESHARING SYSTEM • SP52

PIPHASM supports the 2650 assembler languages as specified in the basic manual set (2650 BM 1000). It outputs a hexadecimal object module in a format acceptable to the two tape-punching programs, PIPHTAP and PIPSTAP, and to the simulator, PIPSIM.

Following is the format of the command for executing the assembler:

PIPHASM SOURCE (DISPLAY) (WIDTH)*

where

PIPHASM causes the assembler to execute.

SOURCE is the name of the user's source file. This file has a type of "SYSIN".

DISPLAY is an optional parameter specifying that the listing is to be printed either on the user's console (CON) or on the off-line printer (PTR). If this parameter is missing, CON is assumed.

WIDTH is an optional parameter specifying the line width of the user's console in characters per line—either 80 characters (1) or 120 characters (0). If no parameter is specified, 120 characters per line is assumed. This parameter may be specified only if CON has been specified by DISPLAY.

The object file produced by the assembler will have the same file name as the input file with ".OBJ" concatenated at the end; it will have a filetype of "DATA".

B. SIGNETICS 2650 SIMULATOR

The 2650 simulator, a program written in FORTRAN IV, simulates the execution of a program without using the 2650 processor. The simulator executes a 2650 program by maintaining its own internal FORTRAN storage registers to describe the program, the microprocessor registers, the ROM/RAM memory configuration, and the input data to be read dynamically from I/O devices. The user may request traces of the processor status, dumps of the memory contents, and program timing statistics. Multiple simulations of the same program with different parameters may be executed during one simulation run.

The simulator requires as input both the program object module produced by the 2650 assembler and a file of user commands. It produces a listing of user commands, executes the program, and prints ("displays") both static and dynamic information as requested by the user commands. The user may direct the input of the simulator either to a terminal or to a line printer.

PIPSIM SOURCE COMMAND (DISPLAY)

where

PIPSIM causes the simulator to execute.

*Parenthesis indicate an optional parameter with a default value.

SOURCE is the name of the source file originally submitted to the assembler. The simulator concatenates .OBJ onto the name of the source file and uses the designator, SOURCE.O, to find the file containing the object module of the program to be executed. File names are limited to eight characters. This object module is ordinarily produced by the assembler and has a filetype of "DATA."

COMMAND is the name of a file containing the user's commands. This file has a filetype of "DATA."

DISPLAY is an optional parameter specifying the destination of all printed output either to the user's console (CON) or to the off-line printer (PRT). If no parameter is specified, the user's console is assumed.

C. PAPER TAPE UTILITIES

1) PIPHTAP

PIPHTAP punches the "hex" object file onto tape in a format acceptable as input to the 2650 Prototyping Card (2650 PC 1000). See Signetics Applications Memo SS51 for the tape format specification.

The command format for PIPHTAP is:

PIPHTAP SOURCE

where

SOURCE is the name of the source file originally submitted to the assembler.

When "EXECUTION:" is printed, turn the punch on.

2) PIPSTAP

PIPSTAP punches the "hex" object file onto tape in a form suitable for burning PROMs in SMS format. PIPSTAP uses the same command format as PIPHTAP; i.e.,

PIPSTAP SOURCE

where

SOURCE is the name of the source file originally submitted to the assembler.

PIPSTAP responds with a request for the following information:

- The name of your object file.
- The value (two hexadecimal digits) representing the unburned state of your PROM.
- The byte size (four decimal digits) of the PROMs to be burned.
- Up to eight pairs of START/END addresses (four hexadecimal digits). Each address pair identifies an area of code in the object module.

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE NCSS TIMESHARING SYSTEM - SP52

NOTE: All numbers entered *must* contain leading zeros; e.g., when entering the size of a PROM as 256, you must enter 0256.

A START address larger than 7FFF, e.g., 8000, terminates the input mode. Once the input mode is terminated, the punch must be turned on. PIPSTAP punches and prints a record for each PROM specified.

START/END addresses are rounded down/up to the limits of the affected PROM. Thus if:

INITIAL PROM VALUE = FF, PROM SIZE = 0256.

PROM SIZE START ADDR

= 0040,

and

END ADDR

= 0240,

PIPSTAP punches three records: 0000-00FF, 0100-01FF, and 0200-02FF. Each of the records is preceded by its initial address (0000, 0100, and 0200). This initial address is punched into the tape so that it is visible. This enables the tape to be separated into individual strips for each PROM. The areas 0000-003F and 0241-02FF are filled with FFs.

Each record is punched in exactly the order that its START/END address was entered so that multiple records may be punched for the same PROM. When PIPSTAP stops punching, turn the punch off.

5. OPERATING INSTRUCTIONS FOR USING THE NCSS TIMESHARING SERVICE

A. GENERAL

- 1. The computer requests the user to type information by printing a > character at the start of a line.
- 2. The user terminates each line typed with a carriage return.
- 3. The user deletes (tells the computer to ignore) characters that were erroneously typed by typing the @ character. The computer deletes one preceding character for each @ character typed; e.g., the message LANE@@@INE corrects the word LANE to LINE. The [character deletes all characters previously typed on the line.
- 4. In all of the following examples, lines typed by the user are underlined to distinguish them from lines printed by the computer.

B. LOGGING IN TO CSS

1. Set the terminal to "LINE" mode.

- Select the half-duplex mode using the HALF/FULL duplex switch on your terminal (not required on some terminals).
- 3. Dial the NCSS-supplied telephone number.
- 4. When you hear a high-pitched tone (indicating that you have established communication with the computer), place the telephone receiver in the modem coupler.
- 5. Log on by typing an 'S' or a 'O' followed by a carriage return; i.e.,

S carriage return

(when using a 10 cps terminal)

O carriage return

(when using a 30 cps terminal)

In response, the system types

CSS ONLINE - XXXX

to signal that you have reached an NCSS monitor. XXXX is the name of the NCSS system with which you have established a connection. The system also types the prompt character >, indicating that it is ready to accept additional input from your terminal. In response, you should type:

> L WEST XXXXXX

where XXXXXX is your user ID number.

The system will respond with

PASSWORD

XXXXXXX

providing a blocked-out area in which you enter your password. Type the password on top of the blocked-out area and press the carriage return.

When the system responds with

A/C INFO:

press the carriage return. (You may optionally enter some accounting information if you desire.).

Messages from the NCSS system are printed here.

CSS.211 data

time>

C. USING THE EDITOR TO CREATE A NEW SOURCE FILE AND/OR TO EDIT AN EXISTING SOURCE FILE

- 1) Creating a New Program Source File
 - a. On NCSS every file has a file name (FN) and a file type (FT). A file name is the unique name to be assigned to your program. Assign your program a file name of 1-to-4 alphanumeric characters beginning with an alphabetic character. The file type of your source program is "SYSIN." The object file created

by the assembler is your unique file name plus the .OBJ appendage. The file type of object files is "DATA."

b. The timesharing computer stores all source and object files on disk. The user may obtain a directory of the files stored in his user area by typing the letter, L, e.g.,

time > L

FILENAME FILETYPE MODE ITEMS
PROG SYSIN P 40
PROG.OBJ DATA P 5

c. To create a new program source file, the user calls the editor program with an indication of the file name and file type to be created. The editor recognizes that the file name specified is not in the directory and creates a new file.

time > E filename SYSIN

NEW FILE.

INPUT:

Type your program here. If you make mistakes, use the @ key or finish typing your program and make corrections as specified in step d below. Type an additional carriage return after the last line to exit the new file input mode. The system responds with:

EDIT:

d. If you wish to edit your program (i.e., correct any typing errors or omissions), proceed to step 2b below. If you do not wish to edit your program at this time, type "FILE" to exit the editor.

2) Editing a Program Source File

a. The edit mode can be entered directly when the editor is called by specifying a filename-filetype already on disk; e.g., if PROG SYSIN already exists on disk, enter:

time > E PROG SYSIN

EDIT:

Enter edit commands.

- b. The system's editing capabilities are based on the pointer concept; i.e., any line in a file can be located by an imaginary pointer. This pointer can be moved up or down, positioned at the beginning or end of the file or positioned at a specific line. The position of the pointer determines where the next edit request takes place. The position of the pointer is referred to as the "current line."
- c. Following is a list of some of the most frequently used editing commands: (NOTE: Whenever "n" is indicated in a command, it represents a decimal

number. If "n" is left off the command, the number 1 is assumed.)

 $>\underline{T}$ Moves the pointer to the first line of the file.

><u>DO n</u> Moves the pointer down n lines and prints the new current line.

><u>UP n</u> Moves the pointer up n lines and prints the new current line.

> L/string/ Moves the pointer to the next line which contains the character string specified between the slash delimiters. It then prints that line. It does not search the current line for the string. If the character string contains a / , then some other character, such as the \$, may be used as the delimiter.

Print n lines starting with the current line. Also move the pointer to the last line printed. If n = 1 or is absent, the current line is printed and the pointer is not moved.

><u>DE n</u> Delete n lines starting with the current line.

>R text

Replace the entire line following the pointer with the text on the R line.

The text is separated from the R by only 1 blank. Any additional spaces are considered part of the text.

> C /string 1/ string 2/ rent line with character string 2. If the / character appears in either of the strings, use some other character, such as the \$, as the string delimiter.

> I An I followed by a carriage return INPUT: puts the editor into input mode. This > request is issued to insert lines after the current line. After the "INPUT:" message is printed, the user types one or more lines to be inserted into the program. The last line typed should be followed by two carriage returns to return to EDIT mode. The pointer is moved to point to the last line in-

d. Error Messages

Editor error messages are as follows:

serted.

Invalid edit request.

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE NCSS TIMESHARING SYSTEM • SP52

EOF:

The end of file is reached by an edit request. The request is terminated, and the pointer is positioned after the last line of the file.

TRUNCATED The following line was truncated as shown. Only 72 character lines are permitted.

e. Exiting the Editor

To exit the editor and save your new file, type:

>FILE

To exit the editor without changing your original file, type:

>QUIT

D. ASSEMBLING THE PROGRAM SOURCE FILE TO CREATE A HEXADECIMAL FORMAT OBJECT FILE FOR PROGRAM SIMULATION AND FOR PROGRAM DEBUGGING ON THE PROTOTYPING **SYSTEM**

time > ATTACH P2650

P2650 ATTACHED AS 192, (T)

P2650 - Version 2.0 - 1/5/76

RUN ON 'DATE'

P2650 COMMAND (e.g., HELP) > PIPHASM filename P2650 ASSEMBLER . .

RUN . . . (YES OR NO)? > YES

EXECUTION:

(Your assembly listing will be printed here. Be patientthere may be a short delay before printing starts.)

TOTAL ASSEMBLER ERRORS = X

E. LOGGING OFF NCSS

Exit P2650, log off the NCSS system, and review your program for logical and syntactical errors.

ENTER COMMAND > QUIT

time > LOGOUT

XXXX VPU'S,XX CONNECT HRS,XX I/O

LOGGED OFF AT time ON date

F. CHECKING OUT YOUR PROGRAM USING THE **SIMULATOR**

- 1. Log on the system as described in step B.
- 2. Using the editor program, create a file containing the simulator commands. This file is of type DATA. The file name may be the same as the source file name but with a .TST appendage:

time > E filename.TST DATA

NEW FILE

INPUT:

NOTE: The directions for using the editor described in steps C.1 and C.2 apply here also.

Enter commands here.

EDIT:

>FILE

3. Request a simulator run.

time > ATTACH P2650

P2650 ATTACHED AS 192, (T)

P2650 - Version 2.0 - 1/5/76

RUN ON 'DATE'

P2650 COMMAND; e.g., 'HELP' > PIPSIM filename

filename.TST

P2650 SIMULATOR . . .

RUN . . . (YES OR NO) ? > YES

EXECUTION:

The simulator listing is printed here.

G. LOGGING OFF

Exit P2650, log off the NCSS system, and review the simulator listing to determine program correctness.

P2650 COMMAND > OUIT

time > LOGOUT

XXXX VPU'S XX CONNECT HRS, XX I/O

LOGGED OFF AT time ON date.

H. PUNCHING A PAPER TAPE FOR DEBUGGING ON THE PROTOTYPE CARD SYSTEM

Check to ensure that the punch is off. After the "EXECU-TION:" message is printed by the computer, turn the punch on. Turn the punch off after it stops punching.

P2650 COMMAND > PIPHTAP filename

(NOTE: Do not use the .OBJ extension on the filename. The punch program assumes this is the .OBJ file and automatically adds this extension.)

EXECUTION:

.OBJ file will be listed here.

P2650 COMMAND > QUIT

Log off the system as in step G above.

I. PUNCHING A PAPER TAPE FOR BURNING PROMS

Check to see that the punch is off, and log in the system using the procedures outlined in step B.

Execute PIPSTAP:

P2650 COMMAND (e.g., HELP) > PIPSTAP filename P2650 PIPSTAP . . .

RUN . . . (YES OR NO)? > YES

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE NCSS TIMESHARING SYSTEM ■ SP52

PIPSTAP responds with a request for the unburned state of your PROM. Since PIPSTAP punches data into each location of the PROM, if your object module does not fill the entire PROM, PIPSTAP requires a value that can be used for the other locations. This value must be entered as two hexadecimal digits:

INITIAL PROM VALUE? 00

PIPSTAP then asks for the size (in bytes) of your PROM, which must be entered in four decimal digits. The maximum allowable size is 1024.

PROM SIZE? 0256

PIPSTAP requests both a START and an END address for the code to be punched. Use four hexadecimal digits for each address as shown below. Don't forget the leading zeros.

> START ADDR? 0000 END ADDR? 000A

PIPSTAP will request up to eight pairs of START/END addresses. Enter a number larger than 7FFF, e.g., 8000, when you have completely described the object module:

START ADDR? 8000

When you press

Carriage Return


PIPSTAP punches 50 frames of leader followed by the PROM record specified by your START and END addresses. The START address of your PROM, 0000, is punched into the tape so that it is visible.

When punching is complete, turn the punch off and log off the system.

6. REFERENCE DOCUMENTS

For additional information, consult the following manuals:

- Signetics 2650 Microprocessor Manual (2650BM 1000)
- VP/CSS Reference Manual (Form 106-3, available from NCSS)
- VP/CSS Edit Command (Form 108-4, available from NCSS)



SUPPORT SOFTWARE FOR USE WITH GE'S MARK III TIMESHARING SYSTEM SP54



SUPPORT SOFTWARE FOR USE WITH GE'S | SP54 MARK III TIMESHARING SYSTEM

2650 MICROPROCESSOR APPLICATIONS MEMO

1. SUMMARY

A series of programs is described that provide the microprocessor application's design engineer with on-line support for the development of programs to be run on the Signetics 2650 microprocessor. These programs include a crossassembler, a cross-simulator, and two tape utility programs that convert the object file produced by the assembler into either a "hex" format, suitable for loading into system memory by "PIPBUG," or into a format suitable for burning PROMs. The programs are accessed through a communications terminal connected to General Electric's Mark III Timesharing System via standard telephone lines.

2. USAGE OVERVIEW

The user creates the source file for his assembly language program by using the editing facility or his program may be punched onto cards and read into the system. Once the source file resides in the system, the user executes the assembler, which translates symbolic source statements into machine language instructions, and generates both an assembled listing of the source file and an object file. If the assembler reports any errors in the source file, the user may again invoke the editing facility to correct the errors. The corrected source file is then resubmitted to the assembler. Once the assembler reports no errors, the user may input the object file to the simulator which simulates execution of the program.

The simulator provides the following capabilities:

- 1) Establishes initial program conditions.
- 2) Monitors execution sequences.
- 3) Modifies the program until it operates as desired.

Once the program operates correctly, the user may repeat the entire cycle: correct his source file, reassemble, and test the new program using the simulator. When the program is fully tested and debugged, it may be punched onto tape in a format for loading into system memory and/or for burning PROMs.

3. PROGRAM DESCRIPTIONS

The next few sections describe the available programs and provide detailed instructions for using them. All available usage options are included as reference information. A final section, called "Operating Instructions," provides step-

by-step procedures for generating, editing, assembling, simulating, and punching Signetics 2650 programs. These procedures explain some of the more commonly used features of both the General Electric Timesharing System and the Signetics facilities and demonstrate how to use them.

A. PIPHASM - SIGNETICS 2650 PIP ASSEMBLER (HEX TAPE FORMAT)

PIPHASM supports the 2650 assembler language as specified in the basic manual set (2650 BM 1000). It outputs a hexadecimal object module in a format acceptable to the two tape-punching programs, PIPHTAP and PIPSTAP, and to the simulator, PIPSIM.

To execute the assembler, enter the command:

/PIPHASM

The assembler will start executing and will request the following information:

- The name of the input (source) file.
- The name assigned to the assembler-produced object file. It is suggested that some naming convention be adopted; e.g., always name the object file with the first four letters from the name of the source file followed by ".OBJ".
- The width of your terminal carriage. Enter "0" if your terminal carriage has 120 characters; otherwise, enter "1".

To assemble your program, the assembler creates a scratch file on your user ID. If the assembly runs to completion, this file will be purged. But if the assembly is aborted, the file may remain on your user ID. You may collect up to ten of these scratch files before the assembler will be unable to assemble because it cannot find a scratch file name. The scratch file names that must be purged are referred to as: A 00, A 01, . . . , A 09.

B. SIGNETICS 2650 SIMULATOR

The 2650 simulator, a program written in FORTRAN IV, simulates the execution of a 2650 program without using the 2650 processor. The simulator executes a 2650 program by maintaining its own internal FORTRAN storage registers to describe the 2650 program, the microprocessor registers, the ROM/RAM memory configuration, and the input data to be read dynamically from I/O devices. The user may request traces of the processor status, dumps of the contents of memory, and program timing statistics. Multiple simulations of the same program with different parameters may be executed during one simulation run.

The simulator requires as input both the program object module produced by the 2650 assembler and a file of user commands. It produces a listing of the user's commands, executes the program, and prints ("displays") both static and dynamic information as requested by the user's commands.

The Signetics Basic Manual Set (2650 BM 1000) contains a description of the user commands and the general operation of the simulator.

To execute the simulator, enter the command:

/PIPSIM

The simulator starts executing and requests the following information:

- The name of the object module produced by the assembler for your program.
- The name of the file of simulator commands.

C. PAPER TAPE UTILITIES

The two paper tape utility programs, PIPHTAP and PIPSTAP, complete the series of programs discussed in this memo.

1) PIPHTAP

PIPHTAP punches the "hex" object file onto tape in a format acceptable as input to the 2650 Prototyping Card (2650 PC 1001). Refer to Signetics Applications Memo SS51 for the tape format specifications.

To execute PIPHTAP, enter the command:

/PIPHTAP

PIPHTAP responds with a request for the name of your object (input) file; it then requests that the punch be turned on and that the carriage return key be depressed. PIPHTAP punches about 50 frames of leader before it punches the object module. When the system responds with "READY," turn the punch off.

2) PIPSTAP

PIPSTAP punches the "hex" object file onto tape in a form suitable for burning a PROM. To execute PIPSTAP, enter the following command:

/PIPSTAP

PIPSTAP responds with a request for the following information:

- The name of the object file.
- The value (two hexadecimal digits) representing the unburned state of your PROM.
- The size in bytes (four decimal digits) of the PROMs to be burned.
- Up to eight pairs of START/END addresses (four hexadecimal digits). Each address pair identifies an area of code in the object module.

NOTE: All numbers entered must contain leading zeros; e.g., when entering the size of a PROM as 256, you must enter 0256.

A START address larger than 7FFF, e.g., 8000, terminates the input mode.

Once the input mode is terminated, PIPSTAP requests that the punch be turned on. It then punches and prints a record for each PROM specified.

START/END addresses are rounded down/up to the limits of the affected PROM. Thus if:

INITIAL PROM VALUE = FF, PROM SIZE = 0256, START ADDR = 0040

and

END ADDR = 0240

PIPSTAP punches three records: 0000 - 00FF, 0100 - 01FF, and 0200 - 02FF. Each of the records is preceded by its initial address (0000, 0100, 0200) punched into the tape so that it is visible. This enables the tape to be separated into individual strips for each PROM. The areas 0000 - 003F and 0241 - 02FF are filled with FFs.

Each record is punched in exactly the order in which its START/END address was entered so that multiple records may be punched for the same PROM. When the system types "READY," turn the punch off.

4. OPERATING INSTRUCTIONS

This section provides a synopsis of operating instructions for using the GE Mark III Timesharing Service to generate, edit, assemble, simulate, and punch Signetics 2650 programs. For more detailed information on the capabilities of the GE Mark III Timesharing Service, refer to the following manuals available from General Electric's Information Services Business Division:

- 1) Command System Mark III Foreground Reference Manual No. 3501.01J.
- 2) Editing Commands Mark III Foreground Reference Manual No. 3400.01F. The second state of the second sec

When using high-speed terminals (120 cps and up) or in the event of any difficulty, contact your local General Electric Sales Office. A list of General Electric Sales Offices is provided at the end of this document.

A. LOGGING IN

- Set the terminal to "LINE" mode.
- Select the half-duplex mode, using the HALF/FULL duplex switch (if necessary).
- When you hear the high-pitched tone (indicating that you have established communication with the computer), place the telephone receiver in the modem coupler.

NOTE: In the following examples data typed by the user is underlined to distinguish it from data printed by the computer.

Log in as follows

H carriage return

Depressing the carriage return key terminates all input lines. Some General Electric personnel recommend that four Hs, HHHH, be entered instead of one. The timesharing system determines the speed of your terminal from the speed at which these characters are received.

The computer will respond to your $\frac{\text{H carriage return}}{\text{with}}$

U#=

At this point enter your user ID (3 alphabetic characters and 5 numeric characters) and press the carriage return:

U#= AAANNNNN

The system responds

PASSWORD

providing a blocked-out area in which you may enter your password. Type the password on top of the blocked-out area and press the carriage return. At this point the system may send an informative message to your terminal. Some user IDs are equipped with a short log-on sequence. If this is true, the system responds with

READY

If this is not true, the system responds with

ID:

This is a request for accounting information. If you do not wish to enter any accounting information, simply press the carriage return:

ID: carriage return

The computer will respond with:

SYSTEM:

Specify FORTRAN IV

SYSTEM: FIV

since both the assembler and the simulator are written in FORTRAN IV. The system will respond with:

NEW OR OLD

This is the same as the READY message. The system is now ready to perform any task you request.

B. ERROR RECOVERY

Prior to issuing any commands, it is essential to know how to delete an unwanted command.

- Character Delete: To delete the last character typed, hold down the shift key and depress zero (0) (ASCII decimal code 95). The ASCII decimal code is included since the actual key used may differ from terminal to terminal.
- Line Delete To abort a line before the carriage return key is depressed, hold down the control key and depress "X" (ASCII decimal code 24).
- Break: To abort a command while it is being executed (e.g., stop printing a long file), depress the BREAK or interrupt key twice.

C. CREATING AND/OR EDITING A SOURCE FILE

Both the assembler and the simulator expect you to identify a source file that you have created. The assembler expects the 2650 program source file and the simulator expects the user's command source file. To create the source file, the name of the file must be specified:

NEW FILENAME

This command assigns the name, FILENAME, to the temporary working file. At this point, the file is empty. Notice that the file name, FILENAME, is eight characters long. We recommend that the first four characters be meaningful. Acceptable file names are 1-to-8 characters long using only the letters A through Z, numerals 0 through 9, and the period (.).

At this point enter each line of the source file into the temporary buffer:

100 *PROCESSOR SYMBOLS

110 R0 EQU 0 120 R3 EQU 3

130 *PROGRAM VARIABLE STORAGE

140 ORG H'100'

150 TLEN EQU 3 TABLE LENGTH

160 TBLA RES TLEN TABLE A

170 TBLB RES TLEN TABLE B

180 *MOVE DATA IN TBLA TO TBLB. TLEN MUST

185 *BE LESS THAN 256 BYTES

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE GE TIME SHARING SYSTEM ■ SP54

190		ORG	0
200		LODI,R3	TLEN
210	LOOP	LODA,R0	TBA-1,R3
220		STRA,R0	TBB-1,R3
226		NOP	
228		NOP	
230		HALT	
240		END	

Note that each line starts with a line number followed by a space and then the source data itself. Lines may be entered out of order, since the system will sort the source lines by line number. Once the data is entered, this temporary file must be saved in permanent storage using the following command:

SAVE

The system responds with a READY message, and the temporary file remains intact.

To list the contents of your temporary file, type:

LIST

The system responds by printing your file.

Should you want to change your source file, bear in mind that the only file that can be modified (or edited) is the temporary working file. At this point your source program still resides in the working file; however, if your source program resided in a permanent rather than a working file, enter the following command:

OLD FILENAME

The OLD command reads the contents of the permanent file, named FILENAME, into the temporary file and assigns the name, FILENAME, to the temporary file.

The source file is now ready for editing.

To add a line, simply type the line with a new line number:

225 BDRR,R1 LOOP

To change a line, retype the line using the same line number:

225 BDRR,R3 LOOP

To change all occurrences of the letters "TB" to "TBL" from lines 210 through line 220, enter the following command:

CHAVC 210/TB/TBL/220

This command changes the following two source lines:

210 LODA,R0 TBLA-1,R3 220 STRA,R0 TBLB-1,R3 READY Lines 226 and 228 may be deleted with either one of the following two commands:

EDI DEL 226-228

or

EDI DEL 226,228

The first command deletes lines 226 through 228, while the second command deletes lines 226 and 228.

List your temporary file and verify all changes:

LIST

The system prints your file here and then prints:

READY

Save your file in the permanent file that was created with the SAVE command:

REPLACE READY

The SAVE command creates a permanent file with the same name as the one assigned to the temporary file. The REPLACE command takes the content of the temporary file and stores it in the already existing permanent file that has the same file name.

NOTE: Most system commands may be shortened to the first three letters; e.g., REPLACE = REP.

D. ASSEMBLING THE PROGRAM TO CREATE AN OBJECT MODULE

The editing facility assumes that each line of your source program has a line number at the beginning. Since neither the assembler nor the simulator will accept these line numbers, the following command must be executed to remove them:

EDI DES FILENAME READY

The assembler is now ready to be executed. Enter the command:

<u>/PIPHASM</u>

The assembler responds with a request for the name of your source program:

INPUT FILENAME? FILENAME

The assembler then requests the name of your object module:

OBJECT FILENAME? FILE.OBJ

This is a file that the assembler generates. Your file must be assigned a name. One useful technique is to use the first four letters of the name of the source program with .OBJ concatenated onto the end.

The computer prints:

TYPE '0' FOR WIDE CARRIAGE or TYPE '1' FOR NARROW CARRIAGE 1

If your terminal prints 120 characters per line, type '0'. If your terminal prints less than 120 characters per line, type '1'.

The assembler responds by printing your listing. When the listing is complete, the system prints:

READY

Now that your listing is complete, you may restore the line numbers to your file by entering the following command. This is only necessary if you plan to edit your file.

EDI RES FILENAME

E. LOGGING OFF

Log off the GE Timesharing System and review your program for logical and syntactical errors.

<u>BYE</u> 00024.11 CRU 0000.41 TCH 0009.74 KC OFF AT 16:20PDT 10/15/75

F. USING THE SIMULATOR TO TEST AND DEBUG YOUR PROGRAM

- Log onto the system using the procedures outlined in step A.
- Create a file containing the simulator commands. As with the object module, you could name this file by concatenating .TST onto the first four letters of FILE-NAME.

NEW FILE.TST READY 100 PATCH 100,01 101,02 103,03 120 DUMP A, 100 – 105 130 FEND SAVE

3. Request a simulator run.

First, you must remove the line numbers from the command file:

EDI DES FILE.TST READY REP READY

Then execute the simulator by entering the following command:

/PIPSIM

The simulator responds with a request for the following information:

OBJECT MODULE NAME? FILE.OBJ

Enter the name of the object module generated by the assembler.

COMMAND FILE NAME? FILE.TST

Enter the name of the simulator command file.

The simulator prints its output at this time.

Log off the General Electric Timesharing system and review the simulator listing to determine if any program corrections are required.

BYE

G. PUNCHING A PAPER TAPE FOR DEBUGGING ON THE PROTOTYPE CARD SYSTEM

Check to see that the punch is off, and log onto the system using the procedures outlined in step A.

When the system responds with

READY

enter the command:

/PIPHTAP

PIPHTAP responds with a request for the name of your input file:

ENTER INPUT FILE NAME? FILE.OBJ

When the input file name is entered, PIPHTAP prints the following instructional message:

TURN ON PUNCH AND HIT CARRIAGE RETURN.

When the carriage return key is depressed, PIPHTAP punches 50 frames of leader and then punches your object module. The object module is also printed.

When punching is complete, the system responds with

READY

Turn the punch off, and log off the system.

H. PUNCHING A PAPER TAPE FOR BURNING PROMS

Check to see that the punch is off, and log onto the system using the procedures outlined in step A.

When the system responds with

READY

enter the command:

/PIPSTAP

SIGNETICS SUPPORT SOFTWARE FOR USE WITH THE GE TIME SHARING SYSTEM ■ SP54

PIPSTAP responds with a request for the name of your input file:

ENTER OBJECT FILE NAME? FILE.OBJ

PIPSTAP then requests that you enter the unburned state of your PROM. (Since PIPSTAP punches data into each location of the PROM, PIPSTAP requires a value that can be used for the other locations):

INITIAL PROM VALUE? 00

This value must be entered as two hexadecimal digits.

PIPSTAP then asks for the size of your PROM (in bytes) which must be entered in four decimal digits. The maximum allowable size is 1024.

PROM SIZE? 0256

PIPSTAP requests both a START and an END address for the code you want punched. Use four hexadecimal digits for each address as shown below. Don't forget the leading zeros.

> START ADDR? 0000 END ADDR? 000A

PIPSTAP will request up to eight pairs of START/END addresses. Enter a number larger than 7FFF, e.g., 8000, when you have completely described the object module:

START ADDR? 8000

PIPSTAP prints the following message:

TURN ON PUNCH AND HIT CARRIAGE RETURN

When you press

Carriage Return

PIPSTAP punches 50 frames of leader followed by the PROM record specified by your START and END addresses. The START address of your PROM, 0000, is punched into the tape so that it visible. Part of the object module will be printed.

When punching is complete, the system responds with:

READY

Turn the punch off, and log off the system.

5. GENERAL ELECTRIC SALES OFFICES

CHICAGO

233 South Wacker Drive Chicago, Illinois 60666 (312) 781–7840

DETROIT

22150 Greenfield Road Oak Park, Michigan 48237 (313) 968–8100

MINNEAPOLIS

1500 Lilac Drive, South Minneapolis, Minnesota 55416 (612) 546–0990

MILWAUKEE

615 East Michigan Street Milwaukee, Wisconsin 53202 (414) 271–7900

CINCINNATI

580 Walnut Street Cincinnati, Ohio 45202 (513) 559–3660

LOUISVILLE

Citizens Plaza Louisville, Kentucky 40202 (502) 452–4211

INDIANAPOLIS

Castleview Building 8000 Knue Road Indianapolis, Indiana 46250 (317) 842–0100

FT. WAYNE

Lakeside II Building 2250 Lake Avenue Ft. Wayne, Indiana 46805 (219) 423–1406

CLEVELAND

1000 Lakeside Avenue, N.E. Cleveland, Ohio 44114 (216) 523–6251

COLUMBUS

Harrington Building 90 E. Wilson Bridge Road Worthington, Ohio 43085 (614) 438–2170

PITTSBURGH

Two Gateway Center Pittsburgh, Pennsylvania 15222 (412) 566–4330

NEW YORK FINANCIAL

Mc-Graw Hill Building 1221 Avenue of the Americas New York, New York 10020 (212) 997–0317

NEW YORK INDUSTRIAL

Mc-Graw Hill Building 1221 Avenue of the Americas New York, New York 10020 (212) 997–0351

LONG ISLAND

1 Huntington Quadrangle Huntington Station L. I. New York 11746 (516) 694–7636

EAST ORANGE TELEPHONE BRANCH

33 Evergreen Place East Orange, New Jersey 07018 (201) 672–0700

PHILADELPHIA

1700 Market Street Philadelphia, Pennsylvania 19103 (215) 864–7474

(III)

HARRISBURG

3800 Market Street Camp Hill, Pennsylvania 17011 (717) 761–1481

SCHENECTADY

650 Granklin Street, 3rd Floor Schenectady, New York 12305 (518) 372–6436

PITTSFIELD

395 Main Street Dalton, Massachusetts (413) 494–4308

BOSTON

98 Galen Street Watertown, Massachusetts 02172 (617) 926–2911

BUFFALO

3980 Sheridan Drive Buffalo, New York 14226 (716) 839–5222

SYRACUSE

202 Twin Oaks Drive Syracuse, New York 13206 (315) 456–1995

ROCHESTER

One Marine Midland Plaza Rochester, New York 14604 (716) 232–6523

STAMFORD

2777 Summer Street Stamford, Connecticut 05905 (203) 359–2985

HARTFORD

111 Founders Plaza East Hartford, Ct. 06108 (203) 289–7941

LOS ANGELES NORTH

3550 Wilshire Blvd. Los Angeles, California 90010 (213) 388–9626

SAN FRANCISCO TELCO BRANCH

One Embarcadero Center San Francisco, California 94111 (415) 781–1155

SEATTLE

1218 Bank of California Center Seattle, Washington 98164 (206) 575–2990

PORTLAND

2154 N. E. Broadway Portland, Oregon 97232 (503) 288–6916

SAN FRANCISCO

One Embarcadero Center San Francisco, California 94111 (415) 989–1100

PALO ALTO BRANCH

1120 San Antonio Road Palo Alto, California 94303 (415) 969–3772

LOS ANGELES SOUTH

3550 Wilshire Boulevard Los Angeles, California 90010 (213) 385–9411

ATLANTA

2200 Century Parkway, N. E. Atlanta, Georgia 30345 (404) 325–9889

BIRMINGHAM

300 Office Park Drive Birmingham, Alabama 35223 (205) 879–1298

NASHVILLE

293 Plus Park Boulevard Nashville, Tennessee 37217 (615) 259–4570

CHARLOTTE

301 S. McDowel Street Charlotte, North Carolina 28204 (704) 374-1783

GREENSBORO

604 Green Valley Road Greensboro, N. C. 27408 (919) 292–7230

GREENVILLE

252 South Pleasantburg Drive Greenville, S. C. 29607 (803) 233-5335

MIAMI

8410 N.W. 53rd Terrace Miami, Florida 33166 (305) 592-7610

TAMPA

5420 Bay Center Drive Tampa, Florida 33609 (813) 877–8294

BETHESDA

4720 Montgomery Lane Bethesda, Maryland 20014 (301) 654–7061

BALTIMORE

25 South Charles Street Baltimore, Maryland 21201 (301) 539–6770

© N.V. Philips' Gloeilampenfabrieken

RICHMOND

Willow Oaks Office Building 6767 Forest Hill Avenue Richmond, Virginia 23235 (804) 320–0192

WASHINGTON

777 – 14th Street, N.W. Washington, D.C. 20005 (202) 628–4000

ST. LOUIS

1015 Locust Street St. Louis, Missouri 63101 (314) 342–7780

KANSAS CITY

911 Commerce Tower Kansas City, Missouri 64199 (816) 842–9745

DALLAS

1341 West Mockingbird Lane 917 East Tower Dallas, Texas 75247 (214) 631–0910

SHREVEPORT

208-A Beck Building Shreveport, Louisiana 71102 (318) 425-2476

HOUSTON

601 Jefferson Houston, Texas 77002 (713) 224–8294

DENVER

201 University Boulevard Denver, Colorado 80206 (303) 320–3174

PHOENIX

3225 North Central Avenue Phoenix, Arizona 85004 (602) 264-7881


TULSA

1900 Fourth National Bank Building Tulsa, Oklahoma 74119 (918) 582–0800

OKLAHOMA CITY

5700 North Portland Oklahoma City, Oklahoma 73112 (405) 947–2376

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness, its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use, specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher



ABSOLUTE OBJECT FORMAT SS51

(REVISION NO. 1)



ABSOLUTE OBJECT FORMAT | \$\S51\$

2650 MICROPROCESSOR APPLICATIONS MEMO

REVISION NO. 1

INTRODUCTION

The format for absolute code produced for the 2650 is described in this application note.

The absolute object code is formatted into blocks. The first character of every block is a colon. Inside of a block, all the characters are hexadecimal, i.e., 0 to 9 or A to F, inclusive. Only non-printing ASCII control characters may occur within an interblock gap. These are the characters in the first two columns (columns 0 and 1) of the ASCII standard code table. A CR/LF is used within the interblock gap to reset the TTY or terminal after each block.

Each block is independent. For example, paper tape can be positioned prior to any block and a load started. The loading of absolute object code will be halted by:

A BCC error on the address + count fields

A BCC error on the data field

An incorrect block length

A non-hex character within the block

The block length field contains the number of bytes of actual data which is half the number of hex characters in the data field. While the size of the data field can range from 2 to 510 characters, a standard size of 60 characters has been established so that the tape may be easily generated and read on a variety of terminals and systems. A block length of zero indicates an End of File (EOF) block. The address field of an EOF block contains the start address of the loaded program.

The Block Control Character is 8 bits formed from the actual bytes and not from the ASCII characters. The bytes

are in turn exclusive or'ed to the BCC byte, and then the BCC byte is left rotated one bit. It appears as two hex characters. Both the address and count fields and the data field are followed by a BCC character pair. The BCC prevents storing data at an invalid memory address or storing bad data into memory.

EXAMPLE: An object tape that loads ten bytes starting

at location 500

:05000A3C0455B024FFF01F05040030

:000000

FORMAT


- 1. Interblock gap of any non-printing characters including spaces
- 2. Start of block character; a colon
- 3. Address field; four hex characters
- 4. Count field; two hex characters in range 0 to 1E
- 5. BCC for address and count fields: two hex characters
- 6. Data field:

twice the value in the count field which is the number of memory locations loaded by the current block

7. BCC for the data field; two hex characters

EXAMPLE OF OBJECT FORMAT

05000A3C0455B024FFF01F05040030 45 **6**) (7)2 - Start of block character (colon) 3 -Starting address for block (H'0500') 4 - Number of bytes in block (H'0A' = 10)5 - BCC byte for fields 3 and 4 (H'3C') 6 - Data, two characters per byte 7 - BCC byte for field 6 (H'30')



LOW COST CLOCK GENERATOR CIRCUITS MP52



2650 MICROPROCESSOR APPLICATIONS MEMO

GENERAL

The clock circuit requirements for microprocessors range from tightly specified, two-phase, non-overlapping types to simple single-phase, TTL compatible types. To lower system cost, the Signetics 2650 Microprocessor was designed to operate with a single-phase, TTL-level clock without any special clock driver circuitry. The clock input specifications for the 2650 are summarized in Table I.

This Applications Memo describes several clock generator circuits that may be used with the 2650. These circuits use standard TTL logic elements (7400 series). They include RC, LC, and crystal oscillator type circuits.

The stability required by the user's application will determine the type of clock generator that should be used. Tables showing the measured frequencies at several temperatures and supply voltages are presented.

RC OSCILLATOR

A circuit diagram of an RC oscillator is given in Figure 1.

The first inverter is biased into its linear region by resistor R. The positive feedback capacitor (C) from node (B) to node (A) causes the circuit to oscillate. The third inverter acts as a buffer to drive the clock input of the 2650. The oscillation period is approximately equal to 3 RC. Measurements taken on this circuit showed a 10 ns rise time and a 7 ns fall time.

Table II shows how the frequency of the RC oscillator is affected by variations in V_{CC} and ambient temperature.




FIGURE 1. RC Clock Generator

TABLE I 2650 CLOCK INPUT SPECIFICATIONS

CVMPOL	DADAMETED	TEST CONDITIONS	L	LINUT	
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
1 _{L1}	Input Load Current	V _{IN} = 0 to 5.25V		10	μΑ
VIL	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.2	V _{cc}	V
c _{IN}	Input Capacitance	V _{IN} = 0V		10	pF
^t CH	Clock High Phase		400	10,000	nsec
^t CL	Clock Low Phase		400	∞	nsec
^t CP	. Clock Period		800	∞	nsec
t _r	Clock Rise Time			20	nsec
t _f	Clock Fall Time			20 .	nsec

Timing Reference = 1.5V

 $T_A = 0^{\circ} \text{ to } 70^{\circ} \text{ C}$ $V_{cc} = 5V \pm 5\%$

TABLE II RC OSCILLATOR STABILITY

Ambient Temperature (T_{Δ})

	0°C	25°C	70°C	StabilityT* (V _{CC} = constant)
V _{CC} = 4.75V	1044.50 KHz	1028.95 KHz	998.50 KHz	+1.51%, -2.96%
V _{cc} = 5.0V	1043.20 KHz	1023.65 KHz	990.45 KHz	+1.91%, -3.24%
V _{CC} = 5.25V	1038.80 KHz	1013.63 KHz	979.65 KHz	+2.48%, -3.35%
Stability V^{**} (T _A = constant)	+0.12% -0.42%	+0.52% -0.98%	+0.20% -1.1%	

A second type of RC oscillator uses a monostable multivibrator circuit (N74123) as illustrated in Figure 2. The pulse width of each monostable is determined by the external resistor and capacitor:

$$t_{W} = \left(0.28\right) \left(R_{ext}\right) \left(C_{ext}\right) \left(1 + \frac{0.7}{R_{ext}}\right)$$

where

 R_{ext} is in $K\Omega$

Cext is in pF,

and

tw is in ns.

In this circuit, the oscillation is caused by the triggering of each monostable by the other one. The oscillation frequency can be derived from the following equation:

$$fosc = \frac{1}{t_{w1} + t_{w2}}$$

where:

 t_{W1} is the pulse width of the first monostable, and tw2 is the pulse width of the second monostable.

Measurements on frequency stability with a load of one TTL input are presented in Table III.




FIGURE 2. RC Clock Generator with Monostable Circuit N74123

TABLE III MONOSTABLE MULTIVIBRATOR OSCILLATOR STABILITY

Ambient Temperature (T_A)

	0°C	25°C	70°C	Stability _T * (V _{CC} = constant)
V _{cc} = 4.75V	1063.65 KHz	1046.72 KHz	1041.16 KHz	+1.62%, -0.53%
V _{cc} = 5.0V	1063.80 KHz	1042.83 KHz	1032.63 KHz	+2.01%, -0.98%
V _{cc} = 5.25V	1063.80 KHz	1039.95 KHz	1024.02 KHz	+2.29%, -1.53%
Stability V^{**} ($T_A = constant$)	+0.00% -0.014%	+0.276% -0.373%	+0.826% -0.833%	

^{*}Stability_T with respect to $T_A = 25^{\circ}C$

^{*}Stability $_{T}$ with respect to $T_{A} = 25^{\circ} C$ **Stability $_{V}$ with respect to $V_{cc} = 5.0V$

^{**}Stability $\sqrt{}$ with respect to $\sqrt{}_{cc} = 5.0 \text{V}$

The observed rise and fall times at the output of this circuit were 10 ns and 8 ns, respectively. The stability of this circuit reflected a slight improvement over the stability of the RC oscillator shown in Figure 1.

LC OSCILLATOR

Figure 3 shows an LC oscillator circuit using standard TTL inverters.




FIGURE 3. LC Clock Generator

The first inverter combined with the passive components forms a Colpitts oscillator. The resistor provides a feedback path for the first inverter and forces it into its linear region.

The second inverter "squares" the oscillator signal and provides an output buffer. The oscillator frequency can be derived from the following equation:

fosc =
$$\frac{1}{2\pi\sqrt{(L)\left[\frac{(C1)\cdot(C2)}{(C1)+(C2)}\right]}}$$

Measurements from the circuit in Figure 3 showed a 10 ns rise time and a 7 ns fall time. Measurements on frequency stability are provided in Table IV.

CRYSTAL OSCILLATORS

In 2650 Microprocessor applications requiring a highly stable clock, a crystal oscillator may be required. Some examples of crystal oscillator circuits are shown in Figures 4 and 5. The circuit shown in Figure 4 uses a 1.025 MHz crystal while the circuit shown in Figure 5 uses a low cost 4.433618 MHz crystal commonly found in European manufactured color TV sets. The output of the oscillator is divided by four to obtain a clock frequency of 1.1 MHz.




FIGURE 4. Clock Generator Using a Non-TV Standard Crystal




FIGURE 5. Low Cost Color TV Crystal Clock Generator

TABLE IV LC OSCILLATOR STABILITY Ambient Temperature (T_{Δ})

	0°C	25°C	70°C	Stability* (V _{CC} = constant)
V _{cc} = 4.75V	1027.14 KHz	1017.75 KHz	1004.46 KHz	+0.92%, -1.31%
V _{cc} = 5.0V	1026.62 KHz	1016.99 KHz	1004.11 KHz	+0.95%, -1.26%
V _{cc} = 5.25V	1025.82 KHz	1016.30 KHz	1003.73 KHz	+0.94%, -1.24%
Stability** (T _A = constant)	+0.05% -0.08%	+0.07% -0.07%	+0.03% -0.04%	

^{*}Stability $_{T}$ with respect to $_{A} = 25^{\circ} C$ *Stability $_{V}$ with respect to $_{CC} = 5.0 V$

The circuit of Figure 5 can also be used with a 3.5795 MHz United States color TV crystal to provide an output frequency of 895 KHz.

The stability of the crystal oscillator circuits is mainly determined by the stability of the crystal used. The circuits shown in Figures 4 and 5 had a stability of 0.003% over the 0° C to 70° C temperature range and 0.002% over a variation of power supply voltage from 4.75V to 5.25V.

SUMMARY

Table V is a summary of the stability measurements made for the oscillator circuits described in this application note. As the table shows, the crystal circuits exhibit great stability relative to the RC and LC oscillators, but they suffer the added expense of the crystal. Any of the oscillator circuits shown in this application note can be used to drive the 2650 microprocessor clock input.

TABLE V
SUMMARY OF OSCILLATOR STABILITY

	STABILITY								
CIRCUIT		(4.75V to 5.25V)			(0°C to 70°C)				
TYPE	0°C	25°C	70°C	4.75V	5.0V	5.25V			
RC	+0.12% -0.42%	+0.52% -0.98%	+0.2% -1.1%	+1.51% -2.96%	+1.91% -3.24%	+2.48% -3.35%			
RC MONO- STABLE	+0.00% -0.014%	+0.276% -0.373%	+0.826% -0.833%	+1.62% -0.53%	+2.01% -0.98%	+2.29% -1.53%			
LC	+0.05% -0.08%	+0.07% -0.07%	+0.03% -0.04%	+0.92% -1.31%	+0.95% -1.26%	+0.94% -1.24%			
CRYSTAL	+0.0003%	-0.0001%	+0.0002%	+0.001%	±0.0001%	+0.0004%			

Signetics 2650 Microprocessor application memos currently available:

Serial Input/Output
Bit and Byte Testing Procedures
General Delay Routines
Binary Arithmetic Routines
Conversion Routines
2650 Evaluation Printed Circuit Board Level System (PC1001)
2650 Demo Systems
Support Software for use with the NCSS Timesharing System
Simulator, Version 1.2
Support Software for use with the General Electric Mark III Timesharing System
PIPBUG
Absolute Object Format (Revision 1)
2650 Initialization
Low Cost Clock Generator Circuits



PHILIPS

ADDRESS AND DATA BUS
INTERFACING TECHNIQUES MP53

AN APPLICATION MEMO





ADDRESS AND DATA BUS MP53 INTERFACING TECHNIQUES

2650 MICROPROCESSOR APPLICATIONS MEMO

1. INTRODUCTION

The Signetics 2650 Microprocessor has a 15-bit address bus and an 8-bit bi-directional data bus. The address bus allows a maximum of 32K words of memory. The drive capability of the 2650 address and data busses limits the number of chips that can be connected to the system. If the system load exceeds the 2650 drive capability, buffer circuits must be added.

This applications memo provides several examples of interfacing the 2650 address and data busses with ROMs and RAMs such as the 2608, 2606, and 2602. Examples are included for both small and large systems.

2. SMALL SYSTEMS WITHOUT BUFFERING

Address Bus Loading

All 2650 output signals are TTL-compatible. Each output can source 100 µA at 2.4V minimum and sink 1.6 mA at 0.45V maximum. The 2650 inputs require a load current of only 10 μ A regardless of the logic level on the input.

The 2608, 2606, 2604, and 2602 MOS ROMs and RAMs all require an input current of $10 \mu A$. This means that, based on d-c loading considerations, a maximum of ten inputs of this type can be driven from one 2650 address output without the use of buffering.

TABLE I **TYPICAL 2650 MEMORY CONFIGURATIONS** WITHOUT BUFFERING

Number of Chips Connected to One Address Output	Memory Capacity
Eight 2606 RAMs (256 x 4)	1K byte RAM;
Two 2608 ROMs (1024 x 8)	2K bytes ROM
Eight 2602 RAMs (1024 x 1)	1K byte RAM;
Two 2608 ROMs (1024 x 8)	2K bytes ROM

If bipolar PROMs such as the 82S114 or 82S115 are used, fewer chips can be connected because of higher input current requirements.

Data Bus Loading with the 2606 RAM (256 x 4)

The bi-directional data bus of the 2606 RAM (256 x 4) makes this device ideally suited for use with the 2650 Microprocessor. The maximum number of input/output connections can be calculated from the diagram shown in Figure 1.




FIGURE 1 The 2606 RAM with the 2650

In Figure 1, n 2606 memory chips are driven by the 2650. The 2606 memory chips load the bus with a leakage current of 100 μA in the logic ZERO state and with 10 μA in the logic ONE state. When the data bus is driven to a logic "1" the required source current of the 2650 output will be:

$$IOH2650 = (n) \cdot IBH2606$$

= (n) \cdot (10 \mu A)

where:

IBH2606 = output logic ONE leakage current of the 2606 RAM;

and

I_{OH2650} = output logic ONE drive current of the 2650.

From this equation we calculate n_{max}:

$$n_{\text{max}} = \frac{I_{\text{QH2650 max}}}{10 \, \mu \text{A}} = \frac{100 \, \mu \text{A}}{10 \, \mu \text{A}} = 10$$

In the logic ZERO state, the output current required of the 2650 is:

$$I_{OL2650} = (n) \cdot I_{BL2606}$$

= $(10) \cdot (100 \,\mu\text{A}) = 1000 \,\mu\text{A}$

where:

IBL2606 = output logic ZERO leakage current of the 2606 RAM;

and

IOL2650 = output logic ZERO drive current of the 2650.

This is less than the maximum drive capability of 1.6 mA for the 2650.

When the 2606 drives the data bus, the logic ONE loading is the same as that seen by a 2650 driving a data bus (previously described as IOH2650). The logic ZERO load on the 2606 chip is:

$$I_{OL2606} = (n-1) I_{BL2606} + I_{LOL2650}$$

= $[(9) \cdot (100 \,\mu\text{A})] + 10 \,\mu\text{A}$
= $910 \,\mu\text{A}$

where:

ILOL2650 = output logic ZERO leakage current of the 2650.

This is below the 1.9 mA sink current capability of the 2606. It can thus be concluded that when using MOS RAMs or ROMs with the 2650, the number n is normally limited by the maximum output logic ONE current of the driving device.

Data Bus Loading with the 2602 RAM

In contrast to the 2606, the 2602 RAM (1024 x 1) has separate input and output data paths. The data output for this device is switched to tri-state with the chip enable input. For bi-directional data transfers, however, the data output signal must be disabled during the write mode to avoid a drive conflict between the 2650 and the RAM. This is done by inserting a tri-state buffer into the data-out line as shown in Figure 2. The buffers are only enabled when OPREQ is a "HIGH", \overline{R}/W (the READ/WRITE control line from the 2650) is a "LOW", and the RAM is selected for access.




FIGURE 2 The 2602 RAM with the 2650

A-C Loading Considerations

The 2650 address bus, data bus, and control lines will drive a 100 pF capacitive load and one standard TTL load. The capacitive loading calculations must include the 2650 output capacitance and the external wiring capacitance. The 2606 presents a 10 pF capacitive load to the data bus and a 7 pF load to all other inputs. The number (n) of 2606 RAMs that can be driven directly by the 2650 is given by the following equations:

 $C_{LOAD} = C_{OUT2650} + C_{WIRING} + [(n_a) \cdot C_{IN2606}]$ where:

COUT2650 = Output capacitance for the 2650

= 10 pF

CWIRING = Wiring capacitance

= 10 pF

CIN2606 = Load capacitance for the 2606 address bus

= 7 pF

- / pr

COUT2606 = Load capacitance for the 2606 data bus

= 10 pF

 $C_{LOAD} = 100 pF$

therefore:

$$n_a$$
 = $\frac{80 \text{ pF}}{7 \text{ pF}} \cong 11 \text{ address bus loads}$
 n_d = $\frac{80 \text{ pF}}{10 \text{ pF}} \cong 8 \text{ data bus loads}$

The 2606 is a 256-location by 4-bit RAM and requires two chips for each 256 bytes. As seen from the above calcula-

tions, the 2650 will drive eleven 2606s (na), or five pairs (n_a/2) of 2606s (1280 bytes) directly. Since this number is less than the number of d-c loads that the 2650 is capable of driving (10), it can be concluded that the a-c loading is the limitation for full-speed operation.

Increasing Fan-Out by Pull-Up Resistor

The fan-out of the 2650 bus in the logic ONE state can be increased with a pull-up resistor. This increases the d-c fanout of the outputs in the logic ONE state by supplying supplementary drive current. This can be seen from the example shown in Figure 3.




FIGURE 3 Pull-up Resistors for Increased Fan-out

VCCmin = 4.75 volts

Logic ONE state
$$I_R$$
 = $\frac{VCC_{min} - VOH_{max}2650}{R}$ = $\frac{[(n) \cdot I_{BH}2606] - I_{OH}2650}{R}$ Logic ZERO state I_R = $\frac{VCC_{max} - V_{OL}_{min}2650}{R}$ = $\frac{I_{OL}2650 - [(n) \cdot I_{BL}2606]}{R}$

where:

$$V_{CCmax}$$
 = 5.25 volts
 V_{OHmax} 2650 = 2650 maximum logic ONE output voltage
= V_{CC} - 0.5 volts
 V_{OLmin} 2650 = 2650 minimum logic ZERO output voltage

= 0 volts BH2606 = output logic ONE leakage current of the 2606 RAM $= 10 \mu A$

IBL2606 = output logic ZERO leakage current of the 2606 RAM $= 100 \mu A$ IOH2650 = output logic ONE current of the 2650 $= 100 \mu A$

IOL2650 = output logic ZERO current of the 2650 = 1.6 mA

> n = the number of 2606 type loads that can be driven by the 2650

From the above equations, R can be calculated to be 17.5K ohms. The number of 2606 loads (n) is calculated to be 12. Six pairs of 2606 chips can be driven when the pull-ups are added. These calculations are for d-c loading, and the a-c (capacitive) load limitations must still be considered.

With
$$V_{CCmin}$$
 = 4.5V and V_{CCmax} = 5.5V: n = 10 R = 9K Ω With V_{CCmin} = 4.75V and V_{CCmax} = 5.25V: n = 12 R = 12K Ω

3. LARGE BUFFERED SYSTEMS

In larger microcomputers it is necessary to increase the drive capability of the CPU by adding drivers to the outputs. A generalized 2650 microcomputer system using additional bus drivers is illustrated in Figure 4.




FIGURE 4 General-Purpose Microcomputer System

This system has a buffered address bus and a buffered data bus. To ensure minimal loading, buffers are also included between the memory and I/O ports. With this arrangement, the system can easily be expanded, and each additional device adds a single load to the shared bus.

In some cases, the configuration in Figure 4 can be simplified as shown in Figure 5. The memory and I/O ports are directly driven by the address driver and transceiver circuits.




FIGURE 5 Microprocessor with Buffered Address and Data Bus

Address Driver

The address bus driver may be a non-inverting interface element of the 8T family, such as the 8T95 or 8T97 shown in Figure 6.

The tri-state control inputs (DIS4 and DIS2) can be connected to ground if these buffers are always active. For DMA operations, the control inputs can be switched to a HIGH to disconnect the processor from the bus. These Schottky-TTL devices have typical propagation delays of 6 ns. (See Table III.)

Standard TTL buffers may be used to drive the address bus. If buffers with open-collector outputs or tri-state capability are used, DMA operations can be performed.

Data Transceivers

The 2650 bi-directional data lines can be driven with the 8T26 (inverting) and 8T28 (non-inverting) transceivers (Figure 7).




FIGURE 6 8T95 and 8T97 Hex Tri-State Buffers




FIGURE 7 Tri-State Quad Bus Transceivers

ADDRESS AND DATA BUS INTERFACING TECHNIQUES • MP53

The driver can be enabled by the driver enable line (D/E, active high). The receiver can be enabled by the receiver enable line (R/E, active low). To drive the 2650 bidirectional data bus, the D_IN and ROUT signals can be tied together to provide a bi-directional data path.

Figure 8 shows a typical application of the transceiver circuit for bi-directional data buffering. The 8T28 features a propagation delay of 20 ns with a 300 pF capacitive load.





FIGURE 8 Typical Application of the Transceiver Circuit

TABLE II
MOS RAMs - SURVEY OF D-C ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	2606 (256 x 4)	2602 (1024 x 1)	2604 (4096 x 1)	UNIT	TEST CONDITIONS
Maximum input load current	111	10	10		μΑ	V _{IN} = 0 to 5.25V
Waxiiiidiii iiiput load curreitt	IIL			10	μΑ	V _{IN} = +5V
Maximum input LOW voltage	VIL	0.65	0.65	0.6	٧	
Minimum input HIGH voltage	VIH	2.2	2.2	2.2	V	
Maximum output LOW voltage	Vol	0.45	0.45		٧	I _{OL} = 1.9 mA
Waximum output LOW voitage	VOL			0.4	V	I _{OL} = 3.2 mA
Minimum output HIGH voltage	Vон	2.4	2.4		V	$I_{OH} = -100 \mu A$
William Output The Voltage	VOH			2.4	V	$I_{OH} = -2 \text{ mA}$
Maximum output HIGH leakage current	I _{ВН}	10	10	10*	μΑ	CE = 2.2V; V _{OUT} = 4.0V
Maximum output LOW leakage current	^I BL	-100	-100		μΑ	CE = 2.2V; V _{OUT} = 0.45V
Maximum input capacitance	CIN	7	5	7	рF	V _{IN} = 0V
Maximum bus input capacitance	COUT	10	10	6	pF	V _{OUT} = 0V
Common I/O		Χ				
Separate I/O			Х	Х		

^{*}Test conditions $\overline{C}S = 2.2V$; $V_{OUT} = 5V$



SIMULATOR, VERSION 1.2.....SP53

SIMULATOR, VERSION 1.2 | SP53

APPLICATIONS MEMO

A new version of the Simulator is available. This version performs the same functions as Version 1.0 (see Simulator Manual) with the following additional features:

- 1. Hexadecimal Object Module
 - The Simulator accepts an object module produced by the Assembler in either decimal or hexadecimal format. The Simulator assumes that the object module is hexadecimal, unless the user specifies a decimal module by adding a fourth parameter, FORMAT, to the "EXECUTE SIMULATOR" command. This command is formatted differently depending upon the computer system on which the Simulator is installed.
- 2. 8K (8192 bytes) Object Module

The Simulator reads and executes an object module with up to 8192 bytes.

3. Decimal Input to LIMIT Command

The LIMIT command expects the number of instructions to be entered in decimal, not hexadecimal. Thus, a "LIMIT 40" command causes the program to execute 40_{10} not 64_{10} instruction. All other commands still expect their input parameters to be in hexadecimal.

4. Stack Wraparound Notification

Whenever a RETC or a RETE is executed with the stack pointer equal to 0 or whenever a branch to subroutine instruction is executed with the stack pointer equal to 7, the Simulator prints the following message:

STACK WRAPAROUND, IAR=XXXX

Where XXXX identifies the address at which the wrap around occurred.

5. Termination Messages

The Simulator prints a message for every kind o program termination:

TYPE OF TERMINATION	SIMULATOR RESPONSE
THE OF TERMINATION	SINULATOR RESPONSE
1. STOP. command	A trace of the last instruction executed is printed.
2. HALT instruction	A trace of the last instruction executed is printed.
3. LIMIT command	"LIMIT REACHED=XXXX, IAR=XXXX" is printed. A trace of the last instruction executed is printed.
Attempt to access area outside of memory	"ADDRESS OUT OF RANGE, IAR=XXXX" is printed. A trace of the last instruction executed is printed.
Attempt to execute instruction outside of memory	"IAR EXCEEDS MEMORY, IAR=XXXX" is printed.

6. Simulator Version Notification

The simulator prints the following message whenever i starts to execute a program:

2650 SM 1000 "PIPSIM" VERSION X.X

X.X identifies the version of the simulator currently executing.

2-76

TABLE III **BUFFERS - SURVEY OF ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	8T09 (quad)	8T95/97 (hex)	8T96/98 (hex)	UNIT	TEST CONDITIONS
Inverting		×		Х		
Non-inverting			Х			
Maximum input LOW current	1	-2			mΑ	V _I = 0.4V; DIS = 0.4V
Maximum input Low current	ILmax		-0.4	-0.4	mΑ	V _I = 0.5V; DIS = 0.5V
Maximum input HIGH current	Lux	40			μΑ	DIS = 4.5V
Maximum input High current	IHmax		40	40	μΑ	V ₁ = 2.4V
Maximum input LOW voltage	V _I Lmax	0.8	8.0	0.8	V	$V_{CC} = MIN; T_A = 25^{\circ}C$
Minimum input HIGH voltage	VIHmin	2.0	2.0	2.0	٧	V _{CC} = MIN; T _A = 25°C
Maximum output LOW voltage		0.4			V	IOL = 40 mA
waximum output LOW voitage	VOLmax		0.5	0.5	V	IOL = 48 mA
Minimum output HIGH voltage	VOHmin	2.4	2.4	2.4	V	IOH = -5.2 mA
Maximum output leakage current HIGH	I _{BH}	40	40	40	μΑ	V _O = 2.4V
Maximum output leakage current LOW	^l BL	-40	-40*	-40*	μΑ	V _O = 0.4V
Propagation delay	tON	20**	5***	5***	ns	
(data to output)	tOFF	20	6	6	ns	
Propagation delay	High Z/0	22	12	12	ns	
(disable to output)	High Z/1	22	10	10	ns	

TABLE IV (P)ROMs - SURVEY OF D-C ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	2608 (1024 x 8)	82S114 (256 x 8) 82S115 (512 x 8)	82S130 (512 x 4) 82S131 (512 x 4)	82S126 (256 x 4) 82S129 (256 x 4)	UNIT	TEST CONDITIONS
Maximum input load current	IIL	10				μΑ	
Maximum input LOW current	I _{Lmax}	10	-100	-100	-100	μΑ	V _{IN} = 0.45V
Maximum input HIGH current	IHmax	10	25	40	40	μΑ	V _{IN} = 5.5V
Maximum input LOW voltage	V _{ILmax}	0.65	0.85	.85	0.85	V	
Minimum input HIGH voltage	V_{IHmin}	2.2	2.0	2.0	2.0	V	
Maximum output LOW		0.45				V	I _{OL} = 1.6 mA (2608)
voltage	VOLmax		0.5			V	I _{OL} = 9.6 mA (82S114, 82S115)
				0.45	0.5	V	I _{OL} = 16 mA (82S130, 82S131, 82S126, 82S129)
Minimum output HIGH		2.4				V	I _{OH} = -100 μA
voltage	VOHmin		2.7			V	I _{OH} = -2 mA
	Chillin			2.4	2.4	V	I _{OH} = -2.4 mA
Maximum output leakage current	Івн	10*	40	40	40	μΑ	V _O = 5.5V; device deselected
Maximum output leakage current L	Iвн	-10**	-40	-40	-40	μΑ	V _O = 0.5V; device deselected
Maximum input capacitance	CIN	7.5	5	5	5	pF	
Maximum output capacitance	COUT	15	8	8	8	pF	

^{*}Test conditions V_O = 2.4V

^{*}Test condition $V_0 = 0.5V$ **Test condition $C_L = 300 pF$

^{***}Test condition C_L = 50 pF

^{**}Test conditions VO = 0.4V



Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 42 1261.

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.

Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 523 00 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.

 $\textbf{Denmark:} \ \textbf{MINIWATT A/S, Emdrupvej 115A, DK-2400 KOBENHAVN NV., Tel. (01) 69 16 22.$

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.

Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.

Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 51 21.

India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, JAKARTA, Tel. 44 163.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55. Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.

Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.

Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.

Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 79 33 33.

New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.

Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 15 05 90.

Peru: CADESA, Jr. IIo, No. 216, Apartado 10132, LIMA, Tel. 27 73 17.

Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.

Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.

Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.

South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.

Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/67 97 80.

Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 22 11.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.

Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active devices & Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200.

(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000. (IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 9 43 21.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 36 05 11.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.



PHILIPS

2650 INPUT/OUTPUT STRUCTURES
AND INTERFACES MP54

AN APPLICATION MEMO



2650 MICROPROCESSOR APPLICATIONS MEMO

INTRODUCTION

Interfacing a microprocessor to peripheral devices is an important part of a total microcomputer system design. The characteristics of the interface depend to a large extent on total system requirements and other factors such as CPU loading and data speed. The use of interrupts and/or DMA structures also have an impact on the system input/output structure. The design of an I/O interface is not limited to hardware, and hardware/software trade-offs must be considered.

This applications memo examines the use of the 2650's versatile set of I/O instructions and the interface between the 2650 and I/O ports. Interrupt and DMA-controlled I/O are not discussed. A number of application examples for both serial and parallel I/O are given. Several types of input, output, and bidirectional interface devices are also examined

Basic I/O Structure of the 2650


The 2650 is equipped with extensive and versatile input and output facilities. It can perform both single bit input/output and 8-bit parallel input/output.

The single bit input and output, called Sense (pin 1) and Flag (pin 40), are associated with the Program Status Word Upper (PSWU). The Flag output always reflects the value of bit 6 of the PSWU, while bit 7 of the PSWU always reflects the value of the Sense input signal. The Sense and Flag signals can be monitored and controlled with the PSW instructions.

Parallel I/O can be accomplished using the extended or non-extended read and write instructions. The extended and non-extended types are distinguished by the state of the E/\overline{NE} output of the 2650.

The non-extended I/O instructions are single-byte instructions which accomplish a 1-byte data transfer into or out of the 2650. They also control the state of the D/\overline{C} output, which can be used as a 1-bit device address in small systems.

The extended I/O instructions are 2-byte instructions. When executing extended I/O instructions, the second byte of the instruction is output on the lower 8 bits of the address bus (ADR0-ADR7). This information is normally used as an I/O device address to select 1 of up to 256 input or output devices, but may also be used to output control or status signals.



Parallel I/O operations may use any CPU register as the data source or destination. This offers significant flexibility in writing I/O software, because there is not a single accumulator register to create a "bottleneck" in the data flow. The functional block diagram in Figure 1 illustrates the various I/O facilities.

I/O As Part of the Memory Address Space

The 2650 user may choose to transfer data into or out of the processor using the memory control signals. The advantage of this technique is that the data can be read or written by the program with memory load and store instructions, and data may be directly operated upon with logical and

arithmetic instructions. The memory referencing instructions can take advantage of the flexible addressing modes provided by the 2650, such as indexing and indirect addressing. A possible disadvantage of this method is that it may be necessary to decode more address lines to determine the device address than with the other I/O facilities

To make use of this technique, the designer must assign memory addresses to I/O devices and design the device interfaces to respond to the same signals as memory.

I/O Interface Signals

Table I summarizes the state of the 2650 I/O interface signals for the various methods of I/O which are available.

2650 MICROPROCESSOR APPLICATIONS MEMO

SERIAL I/O USING THE SENSE INPUT AND FLAG OUTPUT

One of the I/O capabilities of the 2650 is provided by the sense input and flag output. The sense and flag pins may be used for single-bit input or output of status or control information. They can also be used to implement a serial data communications channel. Two examples of this application are given below.

Asynchronous Serial Communications Port

In applications where a serial type of terminal (like a teletypewriter) must be connected to the microcomputer system, the sense pin and flag pin can be used to interface with the terminal. The basic character format for asynchronous serial I/O is shown in Figure 2.

A number of parameters of this character format, and the transmission speed, are different for various types of terminals. The variable parameters are:

Baud rate (bits per second): 110, 150, 300, 600, 1200, 2400, 4800, and 9600 baud.

Number of bits per character: 5, 6, 7, or 8 bits.

Parity mode: even, odd, and no parity


Number of stop bits: 1 or 2

The control of the sense and flag pins for asynchronous serial I/O, with the appropriate parameters and baud rate, can be done completely with software. The hardware involved is limited to a simple line driver and receiver circuit which may be either an RS-232 interface or a 20mA current loop interface. The interface hardware is shown in Figure 3.

The software necessary to accomplish the serial I/O for a full-duplex line can be divided into 3 parts:


- The start bit detection and verification.
 After each start bit detection, the start-bit
 level is verified for a low level at time
 intervals of 1/6 of 1 bit time. This prevents
 false start-bit recognition caused by line
 noise.
- The sampling of the data bits at the midbit time, echoing the data bit to the flag output, and loading the data bit into a CPU register.
- The input, echo and check of parity bit and stop bits.


A timing diagram showing the start bit sampling and the bit echo appears in Figure 4.




X = Don't Care

Table 1 I/O INTERFACE SIGNAL STATE







2650 MICROPROCESSOR APPLICATIONS MEMO

Three examples of the serial I/O routine with different speeds and parameters are presented in Figures 5 through 9. The bit and sample delay numbers (hexadecimal) in the definition listing (Figure 6) are for a CPU clock frequency of 1MHz. The hexadecimal delay numbers for a frequency of 1.25MHz are given in Table II. This table also lists the number of BDRR,R0 instructions that are necessary in the "bit delay and echo subroutine" to count cycles for the appropriate baud rate.

The examples of figures 7, 8, and 9 have the following parameters:


Figure 7: 110 baud, 7 data bits, even parity and 1 stop bit.

Figure 8: 600 baud, 7 data bits, odd parity and 2 stop bits.

Figure 9: 2400 baud, 8 data bits, no parity and 1 stop bit.


The serial I/O routine uses 4 CPU registers (1 bank and R0) and affects 7 of the Program Status Word bits; namely, Sense, Flag, Overflow, Carry, Interdigit Carry, and the 2 Condition Code bits. The program also uses 1 level of the return address stack.


A parity error will set the Overflow bit, and a framing error (wrong stop bit level) will set the Interdigit Carry bit. At the end of the routine, the input character is stored in register R2.



2650 INPUT/OUTPUT STRUCTURES AND INTERFACES

2650 MICROPROCESSOR APPLICATIONS MEMO





BAUD RATE	SAMPLE DELAY NUMBER AT 1.25MHz	BIT DELAY NUMBER AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1.25MHz	NUMBER OF BDRR,R0 INSTRUCTIONS AT 1MHz
110	D0	E5	5	4
300	4A	C5	2	2
600	24	DE	1	1
1200	11	6A	1	1
2400	07	30	1	1

Table 2 BIT DELAY PROGRAM CONSTANTS
AT A CLOCK FREQUENCY OF 1.25MHz (HEXADECIMAL)


Data String Output


A typical application for the flag output is a data string output. The advantage of this output method is that it can provide a large number of output bits with little address or control logic decoding. For example, this method can be used to output data for an array of numeric displays, single bit indicators, or column drivers of a parallel numeric printer. An example of the hardware required to implement this type of output channel is given in Figure 10.


Here, the Address 14 output is used as a data strobe signal. However, the data strobe signal could also be built up by decoding more address bits so that the system memory size would not be limited to 16K bytes as in this example.


A listing of the program required is given in Figure 14. The data is assumed to be located in the system's RAM as illustrated in Figure 11.

The least-significant bit of the least-significant byte will be output first. The table length (TLEN) and the number of bits per byte (BPW) can be adapted as necessary by software modifications. The data strobe pulse on output ADR14 is generated by doing the dummy instruction STRA,R0 to address H'4000'.









PARALLEL INPUT/OUTPUT

The 2650 instruction set contains the following six input/output instructions:

		NO. BYTES
WRTC, RX	Write Control	1
REDC, RX	Read Control	1
WRTD, RX	Write Data	1
REDD, RX	Read Data	1
WRTE, RX DEVA	Write Extended	2
REDE, RX DEVA	Read Extended	2

The control signals generated by each I/O instruction simplify the interface circuitry required to generate I/O selection and timing signals. A low-cost control signal interface with related timing is shown in Figures 15 and 16.

When using standard TTL and 8T series I/O ports, the I/O operations can be done without slowing down the system. In this case the OPACK input could be controlled directly for all I/O operations.

2650 INPUT/OUTPUT STRUCTURES AND INTERFACES

2650 MICROPROCESSOR APPLICATIONS MEMO

Non-Extended I/O

The single-byte I/O instructions of the 2650 are referred to as non-extended I/O. In small systems with only two 8-bit input ports and two 8-bit output ports, this I/O facility requires a minimum of hardware interfacing between the CPU and I/O ports. The signals WRTC, WRTD, REDC, and REDD generated by the control logic decoder in Figure 15 can be used directly as output port clock pulses and input port enable signals, respectively.

Sequential I/O With Non-Extended I/O Instructions

In systems where a larger number of devices must be serviced in sequence, the use of a simple 8-bit output port can offer considerable savings in software. Normally the devices could be serviced with extended I/O instructions. However, since the device address is the second byte in this type of instruction, a series of data fetch and I/O instructions would be required to service the devices in sequence.

With an 8-bit output port functioning as a device address register, the device address can be modified under software control. In this way, a simple program loop can serve up to 8 I/O ports by rotating a single '1' through a CPU register that is output as a device address. This I/O addressing technique may also be used advantageously in systems where I/O operation requests are detected by software polling. A functional block diagram of this technique is shown in Figure 17.


Extended I/O


There are 2 extended I/O instructions in the 2650 instruction set. In these 2-byte instructions, the first byte specifies the operation code and the data source or destination register in the CPU. The second byte provides an 8-bit device address code that is output on the 8 least-significant bits of the address bus, ADR0 through ADR7.

The control signal decoding diagram (Figure 15) can be simplified for systems using only extended I/O, as shown in Figure 18. The timing diagram of Figure 16 also applies to this decoding technique.

Device Address Decoding Schemes

For extended I/O it is necessary to decode the address lines ADR0 through ADR7 in order to generate appropriate port selection signals. The choice of an address decoding scheme depends on factors such as total






I/O requirements, the type of I/O ports used, and the total system configuration.


In principle, there are 2 basic methods of device address decoding. One method is the use of hardwired logic in which the device address is fixed; the other is a hardware programmacle method in which the device addresses are individually set with jumpers or switches. Some examples of these methods are given in Figures 19 and 20


In many applications a combination of these 2 methods is used. In addition, the control logic can be implemented as an integral part of the device address decoding. An example is shown in Figure 21.


Memory Mapped I/O


In memory mapped I/O, the I/O devices are treated as memory locations. An advantage of this technique is that all memory referencing instruction types (store, load, arithmetic, logical, etc.) can be used directly for I/O data. Device address decoding is not necessarily more complex than for normal extended I/O, since all I/O addresses could be located in a specific address block. Of course, this technique can only be used in systems which do not use the full memory address space for programs. A diagram of the I/O control logic, using the ADR14 output to discriminate between memory and I/O operations, is given in Figure 22. The device address decoding methods described earlier can also be applied to memory mapped I/O.












SINGLE POINT CONTROL

In many applications, the capability to set, clear, or test a single output point selected from a large number of output points is required. Designs of this type can be implemented using the 2650 I/O instructions. When used as described below, the WRTE, WRTC, and WRTD instructions become "set/clear single-bit" instructions, while the REDE instruction becomes a "test single-bit" instruction.

Single Bit Output—Direct Address

The write extended instruction can be used to select and set or clear a single output bit. The 2 bytes of the instruction can be interpreted as follows:





 $\rm A_0$ through $\rm A_6$ of the second byte specify the output selected. The S/C bit specifies whether the bit is set or cleared. A typical hardware configuration controlling 64 points is shown in Figure 23. Here, the control line decoding and partial address decoding is done by the 74LS138, which selects one of the eight 9334s. One of the 8 latches in the selected 9334 is enabled by ADR0, ADR1, and ADR2 and is either cleared or set, as determined by the value of ADR7.

The XX field in the first byte selects 1 of the 4 available registers and outputs its contents on the data bus. Since this information is not used in this application, the value of XX is not important. However, it could be used to output an 8-bit control or status word in conjunction with the set/clear operation.

Single Bit Output— Indirect Address

If the address of the output to be set or cleared must be determined at program run time, the WRTD and WRTC instructions can be used. The address of the output bit is first loaded into one of the 2650 registers. A WRTD, Rx instruction is then issued if the bit is to be set, and a WRTC, Rx instruction is issued if the bit is to be cleared. The bit select is output on the data bus, and the D/\overline{C} output carries the set/clear information. The hardware implementation can be the same as shown in Figure 23, except that ADR0-ADR5 are replaced by DBUS0-DBUS5, and ADR7 is replaced by D/\overline{C} .





Single Bit Input

One way of doing single bit input uses the techniques described earlier. The address of the bit that is to be tested is loaded into one of the 2650 registers and output to an 8-bit latch using an extended or non-extended write instruction. The latch output is decoded to select the desired bit, which is then applied to the Sense input pin. The 2650 Program Status Word instructions can then be used to test the state of the Sense input and to take appropriate program action.

The technique described above must be used if "indirect" bit addressing is required. If this is not a requirement, a more efficient implementation can be accomplished using the extended read instruction. This technique makes use of the fact that the 2650 automatically tests the contents of a register every time it is used as the destination of an operation. Thus, when the read extended operation reads data from an input port, the condition code bits in the program status word are set to reflect whether the new

register contents is positive, negative, or zero.

For the single bit input application, the second byte of the RETE, Rx instruction contains the address of the input bit to be tested. This data is applied to a bank of data selectors to select the addressed bit, which is then applied to the most-significant bit of the data bus, DBUS7. Since this is interpreted as the sign bit, the condition code bits in PSL will be set to reflect whether the bit being tested is a one or a zero. A conditional branch instruction can then be used to affect the desired program action. A hardware implementation for 64 inputs is shown in Figure 24. Note that an address latch is not required for this method.

INPUT PORT DEVICES

Gated Input Ports


The simplest form of an input port is the tristate gate. Figure 25 illustrates the use of the 8T97 high-speed hex tri-state buffer for gated input ports. The 8T97 is non-inverting, and the tri-state control signals enable the buffers in groups of 4 and groups of 2, so that 8-bit ports can be implemented efficiently.


An effective circuit for systems using 8-gated input ports is the 74251 8-to-1 multiplexer, which has tri-state outputs that can interface directly with the data bus. The advantage of this circuit is that no external address decoding logic is needed. A configuration using gated input ports with the 74251 multiplexer is illustrated in Figure 26.


In addition to these 2 configurations, many other input port configurations are possible using standard TTL or Signetics 8T series logic circuits.


Latching Input Ports

Latching input ports may be required to store data from an external device, which is available only momentarily, before the actual input operation to the microprocessor takes place. This type of input port can be realized by connecting TTL-latch or D-type flip-flop circuits, such as the 7475, 74100, or 74175, to the inputs of a gated input port. As illustrated in Figure 27, by using the Signetics 8T10 Quad D-type flip-flop with tri-state outputs, an 8-bit latching input port can be implemented with only 2 packages. The 8T10 is functionally identical to the 74173.









OUTPUT PORTS BUILT WITH STANDARD TTL AND 8T SERIES GND (0) CLEAF (1) D1 D 7475 D2 8T10 (74173) (2) (3) D3 03 (3) CLOCK DISOUT OPE OPE (5) (6) 7475 **►** (6) (7) **→** (7) DIS_{OUT} OUTPUT ENABLE DISIN PORTSEL Ø-PORTSEL 1 (0) DØ Q0 **(**0) Q (1) D1 Ω1 **→** (1) (2) 74175 D2 **→** (2) (3) D3 Q3 → (3) 74100 D4 Q4 OPE OPE 3 (4) CLEAR D5 +5V Q5 **→** (5) D6 Q6 **→** (6) D7 Ω7 (5) -**►** (7) (6) PORTSEL 3 (7) WRTE PORTSEL 2 Figure 28

OUTPUT PORT DEVICES

Output ports can be configured with a variety of standard TTL and 8T series flip-flops and registers. Typical circuits include:

9334 Addressable 8-bit latch

7475 Quadruple latch

74100 8-bit latch

74175 Quadruple D-type flip-flop 8T10 Quadruple D-type flip-flop with tri-state outputs

The 7475 and 74175 both have true and complement outputs. One special feature of the 8T10 is that the outputs may be disabled (placed in a high-impedance output mode) by the device that is connected to this output port. A logic diagram using these circuits for output ports appears in Figure 28.

The 9334 is useful in systems requiring a large number of latched outputs, since a portion of the decoding can be done using the on-chip 3-input decoder. A typical application of this was shown in Figure 23. It is also an efficient circuit for implementing eight 8-bit output ports.


I/O CONFIGURATIONS USING THE 8T31 BIDIRECTIONAL PORT


Functional Description

The 8T31 is an 8-bit bidirectional I/O port consisting of 8 clocked latches with 2 bidirectional I/O buses, each of which has its own control logic. Each bu's (A and B) has a read and a write control input, and there is a master enable input for bus B only. The outputs of the latches follow the inputs when the clock is high, and latching will occur when the clock returns low.

The 8T31 is also equipped with a "power-on clear" circuit. If the clock input is held low until the power supply reaches 3.5 volts, the latches will be cleared. There is a logic inversion between bus A and bus B. As a result, when the 8T31 is cleared, bus A will have all logic "1" outputs and bus B all logic "0" outputs.

The control functions of the 8T31 are listed in Table III. A functional block diagram and a symbolic diagram of the 8T31 are illustrated in Figures 29 and 30, respectively.





BUS A									
R _{BA}	W _{BA}	W _{BA} CLK		BUS A					
X 0 1			1 WRITE (A→latch) X READ (latch→A) X HI-Z (Tri-state)		tch →A)				
BUS B									
R _{BB}	W _{BB}	WBA		CLK	ME	BUS B			
Х	Х	Х		X	1	HI-Z			
1	0	X	ļ	Χ	0	HI-Z			
X	1	0		Χ	0	HI-Z			
0	0	X		Χ	0	READ (latch→B)			
Х	1	1	l	1	0	WRITE (B→latch)			

Table 3 8T31 CONTROL FUNCTIONS

As shown in Table III, each bus can operate independently except for the case of writing from both bus A and B. In this case writing from bus A will override any attempt to write from bus B.

8T31 Applications

The control functions of the 8T31 allow it to be used in various microcomputer input/output applications. In the I/O system diagram of Figure 31, the 8T31 is used to implement gated input ports, latching input ports, output ports, and a bidirectional data bus driver. All I/O ports can be controlled directly with the device select and REDE and WRTE lines coming from device decoders and I/O control logic.


In applications where interfacing is necessary with peripheral devices that need data transfers in two directions, like digital cassettes and data link communication circuits, the 8T31 can be used as a bidirectional I/O port. In this application, the I/O opera-

tion should be requested by interrupt or polling to prevent simultaneous write operations from peripheral and CPU. The bidirectional I/O port concept is illustrated in Figure 32.


Implementing an Eight-Bit Flag Register with the 8T31


In many industrial applications, such as process control, single bit inputs and outputs are used to monitor switches and detectors or to drive relays and lamps. A possible solution for such a flag register would be an eight-bit output port and a memory byte reserved as a flag register in the system's RAM. The setting, resetting, or testing of individual bits with this method of implementing a flag register requires many bytes of program memory. The output port and the memory location reserved as a flag register image must be updated after each bit operation.


The 8T31 can be used to implement a flag register without the use of a memory byte in the system's RAM. No additional hardware is required, and the saving in program memory bytes for flag operations is considerable. A logic diagram of this application is given in Figure 33. Listings of basic software to set, reset, and test individual flags for both positive and negative true outputs are given in Figures 34 and 35.




2650 INPUT/OUTPUT STRUCTURES AND INTERFACES









Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 42 1261.

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.

Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 523 00 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.

Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.

Colombia: SADAPE S.A., P.O. Box 9805, Calle 13, No. 51 + 39, BOGOTA D.E. 1., Tel. 600 600.

Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KØBENHAVN NV., Tel. (01) 69 16 22.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.

France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.

Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.

Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915 311.

Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 51 21.

India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Division, 'Timah' Building, Jl. Jen. Gatot Subroto, JAKARTA, Tel. 44 163.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 33 55.

Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.

Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.

Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.

Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 79 33 33.

New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867 119.

Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, Tel. (02) 15 05 90.

Peru: CADESA, Jr. IIo, No. 216, Apartado 10132, LIMA, Tel. 27 73 17.

Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.

Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 68 31 21.

Singapore: PHILIPS SINGAPORE PTE LTD., Elcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 53 88 11.

South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.

Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/67 97 80.

Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 22 11.

Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.

Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 43 59 10. United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active devices & Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200.

(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 9 43 21.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 36 05 11.

© N.V. Philips' Gloeilampenfabrieken

This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.